Vendor: Altera Category: Video Processing

Warp Intel® FPGA IP

As a part of the Video and Vision Processing (VVP) Suite Intel® FPGA IP, the Warp Intel® FPGA IP provides a optimized solution fo…

Contact Provider Request Datasheet

Overview

As a part of the Video and Vision Processing (VVP) Suite Intel® FPGA IP, the Warp Intel® FPGA IP provides a highly optimized solution for applying geometric corrections and arbitrary non-linear transformations to real-time video streams.

Warp Intel® FPGA IP Improves the Viewing Experience in a Wide Variety of Applications by:

  • Applying geometric and lens distortion corrections to video streams in real time.
  • Providing arbitrary warp transformation, including:
    • Fish-eye, barrel, and general lens/screen correction.
    • Keystone and pin-cushion correction.
  • Enabling continuous scaling factors and 360-degree rotations.
  • Achieving maximum image quality through per-pixel filtering with bi-cubic interpolation.
  • Utilizing industry-standard interfaces to ease the integration into your FPGA design.

Key features

  • Arbitrary warp transforms and rotations.
  • Highly-optimized external memory interface.
  • High quality per-pixel bi-cubic interpolation.
  • Coefficient sets available for the highest filter quality.
  • Full data buffering to allow input and output to operate on independent clock domains.
  • Support for 10-bit per color component.
  • Support up to 2 pixels in parallel per clock processing.
  • Support resolutions up to 3840 × 2160 at 60 fps and future support for up to 8K at 60 fps.
  • Low FPGA resource utilization.
  • AXI4-Stream video I/O interface.
  • AXI4-Stream ↔ Avalon® stream interface protocol converters.
  • Avalon® memory-mapped CPU control and memory interfaces.
  • Includes software driver, warp data and mesh generator on its delivery.
  • Free Intel® FPGA IP Evaluation Mode.
  • Design example available.

Block Diagram

Warp Intel® FPGA IP block diagram

Specifications

Identity

Part Number
Warp Intel® FPGA IP
Vendor
Altera
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Altera
HQ: USA
Contact Altera

Learn more about Video Processing IP core

The Need for Variable Precision DSP Architecture

FPGAs with variable-precision DSP block architecture are the only programmable devices that can efficiently support many different precision levels including floating-point implementations. This DSP architecture enables the next-generation of high-precision and high-performance signal processing applications.

Debugging FPGA-based video systems: Part 2

In Part 2 of this series from Digital Video Processing For Engineers, Andrew Draper describes some of the strategies for debugging an FPGA-based video system to be sure it reliably delivers the necessary video streams in real time. Part 2: Clocked and flow controlled video streams.

Frequently asked questions about Video Processing IP

What is Warp Intel® FPGA IP?

Warp Intel® FPGA IP is a Video Processing IP core from Altera listed on Semi IP Hub.

How should engineers evaluate this Video Processing?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Processing IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP