Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: Analog

VeriSilicon TSMC 0.13¦Ìm 1.2V/2.5V DUPIO_01 Library

VeriSilicon TSMC 0.13¦Ìm 1.2V/2.5V DUP I/O Cell Library developed by VeriSilicon is optimized for Taiwan Semiconductor Manufactur…

TSMC 130nm BCD+ View all specifications

Overview

VeriSilicon TSMC 0.13¦Ìm 1.2V/2.5V DUP I/O Cell Library developed by VeriSilicon is optimized for Taiwan Semiconductor Manufacturing Company (TSMC) 0.13¦Ìm Logic 1P8M Salicide 1.2/2.5V process. This library supports Device Under Pad (DUP). This library includes analog I/O cell part and digital I/O cell part, and the digital I/O cells can take 3.3V tolerance and work with configurable and variable driving strength between 2mA - 24mA. This library supports Inline I/O pad.

Key features

  • TSMC 0.13¦Ìm Logic 1P8M Salicide 1.2V/2.5V process
  • Low area and low cost design using DUP technique
  • 1.2V core power, 2.5V IO, digital IO supports 3.3V tolerance
  • This library includes analog I/O cell part
  • Configurable output driving capability with different slew rate
  • Supports configurable pull up and pull down resistor
  • Supports both CMOS input and Schmitt input with LVTTL compatible
  • Provides 2Mhz ~ 27Mhz OSC IO cell
  • Suitable for six, seven, or eight metal layers of physical design
  • Competitive pad pitch and height

Benefits

  • Databook in electronic form
  • Verilog models and Synopsys synthesis models
  • Cadence Silicon Ensemble Abstracts (LEF), Avanti! Apollo data, GDS II, LVS netlist

Silicon Options

Foundry Node Process Maturity
TSMC 130nm BCD+

Specifications

Identity

Part Number
T13V25_DUPIO_01
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Provider

Learn more about Analog IP core

Understanding security certification and how analog IP can help

This Agile Analog blog post outlines the security certification process and the impact of implementing analog anti-tamper solutions. With new security measures such as the EU’s Cyber Resilience Act (CRA) regulations becoming fully enforced in 2027, there is increasing interest in security certification and the analog IP that companies can use to detect and prevent security attacks.

Providing protection against EMFI attacks

This Agile Analog blog post is focused on describing the dangers of Electromagnetic Fault Injection (EMFI) attacks and outlining the importance of EMFI sensors that are designed to provide protection.

Real PPA improvements from analog IC migration

Analog migration projects live or die on numerous metrics – it is not easy, to say the least. Three very critical metrics are PPA, Performance, Power and Area. Here’s what most analog designers already know: when you’re porting IP to a new process, the real goal isn’t improvement—it’s preservation.

Frequently asked questions about Analog I/O Pad Library IP cores

What is VeriSilicon TSMC 0.13¦Ìm 1.2V/2.5V DUPIO_01 Library?

VeriSilicon TSMC 0.13¦Ìm 1.2V/2.5V DUPIO_01 Library is a Analog IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this Analog?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Analog IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP