Overview
A Flipchip I/O Library with dynamitcally switchable 1.8V/3.3V GPIO, 5V I2C/SM- Bus ODIO, 5V OTP Cell, 1.8V & 3.3V Analog Cells and associated ESD.
A key attribute of this library is its ability to detect and dynamically adjust to a VDDIO supply of 1.8V or 3.3V during system operation. The GPIO cell can be configured as input, output, open-source, or open-drain with an optional internal 50K ohm pull-up or pull-down resistor. Four selectable drive strengths are offered (25-235MHz @1.8V,10pF)to optimize across SSO currents & power. The output driver exhibits 50 (ś20%) termination across PVT to reduce reflections at higher operating frequencies. Supply cells for VDDIO, VREF, and core VDD include necessary built-in ESD circuitry. A 5V I2C / SMBUS open-drain (fail-safe) cell, 5V OTP programming gate cell and 1.8V & 3.3V analog cells with ESD protection are included. The library features protection break cells to allow for separate grounds while maintaining ESD robustness. ESD design targets are 2KV HBM, & 500VCDM,yet this libraryhas consistently demonstrated 4KV HBM. This library can also support 2KV IEC 61000-4-2 system ESD with appropriate integration.
Operating Conditions
| Parameter |
Value |
| VDDIO |
1.8V/3.3V Selectable |
| VREF |
1.8V |
| Core |
0.8V |
| BEOL |
1P8M or 1P10M |
| Cell Size |
30x50um |
| Temperature |
-40C to 125C |
| Max Load |
50pF (1opF at speed) |
Library Cell Summary
| Cell Type |
Feature |
| GPIO |
25-235MHz, selectable |
| I2C ODIO |
5V, fail-safe |
| Analog |
1.8V & 3.3V |
| Supply/ESD |
1.8V/3.3V; 1.8V; 0.8V; GND |
| OTP |
5V progamming gate cell |
| Break Cells |
VDDIO, VDD, VSS |
Learn more about Analog IP core
Certus Semiconductor’s I/O libraries for TSMC’s 22nm ultra-low leakage (22ULL) and 22nm ultra-low power (22ULP) technologies offer robust, high-performance solutions tailored to a wide range of SoC designs — from ultra-low power IoT nodes to demanding consumer and automotive systems. Whether you need low leakage, high drive strength, or analog compatibility, our production-proven IP covers it all.
This Agile Analog blog post outlines the security certification process and the impact of implementing analog anti-tamper solutions. With new security measures such as the EU’s Cyber Resilience Act (CRA) regulations becoming fully enforced in 2027, there is increasing interest in security certification and the analog IP that companies can use to detect and prevent security attacks.
Low-power event-based Analog Front-Ends (AFEs) are essential for building efficient, end-to-end neuromorphic signal processing systems. In this paper, the authors present an event-based AFE Application-Specific Integrated Circuit (ASIC) optimized for biomedical signal acquisition and encoding.
The costs of designing and producing an analog ASIC can be grouped into three parts: human capital, software tools, and prototype fabrication
This Agile Analog blog post is focused on describing the dangers of Electromagnetic Fault Injection (EMFI) attacks and outlining the importance of EMFI sensors that are designed to provide protection.
