Standard Cell (ECO) Library IP, RVT, 7 tracks, UMC 28nm HLP process
Faraday Technology
•
HQ:
Taiwan
UMC 28nm HLP/RVT Logic and Mixed-Mode process 7-Track ECO Cell Library with LMINUS (C30 RVT).
- UMC
- 28nm
- HLP
Compare 2,534 Faraday Technology IP Cores from 1 vendors
-
-
Standard Cell (ECO) Library IP, LVT, UMC 40nm LP process
Faraday Technology• HQ: TaiwanUMC 40nm LP/LVT Low-K Logic process ECO_M1 Core Cell Library.
- UMC
- 40nm
- LP
-
Standard Cell (ECO) Library IP, LVT, 9 tracks, UMC 28nm HLP process
Faraday Technology• HQ: TaiwanUMC 28nm HLP/LVT Logic process 9-Track Standard Generic ECO Cell Library (C35).
- UMC
- 28nm
- HLP
-
Standard Cell (ECO) Library IP, LVT, 7 tracks, UMC 28nm HPC process
Faraday Technology• HQ: TaiwanUMC 28nm HPC/LVT Logic and Mixed-Mode process 7-Track ECO_M1 Cell Library (C35).
- UMC
- 28nm
- HPC
-
Standard Cell (ECO) Library IP, LVT, 7 tracks, UMC 28nm HLP process
Faraday Technology• HQ: TaiwanUMC 28nm HLP/LVT Logic and Mixed-Mode process 7-Track ECO Generic Core Cell Library wtih LPLUS (C38).
- UMC
- 28nm
- HLP
-
Standard Cell (ECO) Library IP, LVT, 7 tracks, UMC 28nm HLP process
Faraday Technology• HQ: TaiwanUMC 28nm HLP/LVT Logic and Mixed-Mode process 7-Track ECO Cell Library with LMINUS (C30).
- UMC
- 28nm
- HLP
-
Standard Cell (ECO) Library IP, LVT, 12 tracks, UMC 40nm LP process
Faraday Technology• HQ: TaiwanUMC 40nm LP/LVT Low-K Logic process high performance 12-Track Metal1 Start ECO Core Cell Library.
- UMC
- 40nm
- LP
-
Standard Cell (ECO) Library IP, HVT, UMC 40nm LP process
Faraday Technology• HQ: TaiwanUMC 40nm LP/HVT Low-K Logic process ECO_M1 Core Cell Library.
- UMC
- 40nm
- LP
-
Standard Cell (ECO) Library IP, HVT, 9 tracks, UMC 28nm HLP process
Faraday Technology• HQ: TaiwanUMC 28nm HLP/HVT Logic process 9-Track ECO_M1 Core Cell Library.
- UMC
- 28nm
- HLP
-
Standard Cell (ECO) Library IP, HVT, 7 tracks, UMC 28nm HPC process
Faraday Technology• HQ: TaiwanUMC 28nm HPC/HVT Logic and Mixed-Mode process 7-Track ECO_M1 Cell Library C35.
- UMC
- 28nm
- HPC
-
Standard Cell (ECO) Library IP, HVT, 12 tracks, UMC 40nm LP process
Faraday Technology• HQ: TaiwanUMC 40nm LP/HVT Low-K Logic process high performance 12-Track Metal1 Start ECO Core Cell Library.
- UMC
- 40nm
- LP
-
Specialty OSC IO IP, UMC 40nm LP process
Faraday Technology• HQ: TaiwanUMC 40nm LP/RVT Low-K Logic process True 3.3V Low frequency OSC IO Cell Library.
- UMC
- 40nm
- LP
-
Specialty OSC IO IP, UMC 40nm LP process
Faraday Technology• HQ: TaiwanUMC 40nm LP/RVT Low-K Logic process True 3.3V Low Power Low frequency OSC IO Cell Library.
- UMC
- 40nm
- LP
-
Specialty OSC IO IP, UMC 28nm HLP process
Faraday Technology• HQ: Taiwan28nm Logic and Mixed-Mode HLP/RVT process True 1.8V High frequency Oscillator BOAC IO Cell Library.
- UMC
- 28nm
- HLP
-
Specialty OSC IO IP, UMC 0.25um Logic process
Faraday Technology• HQ: TaiwanUMC 0.25um Logic process true 2.5V Oscillator IO cells.
- UMC
- 250nm
-
Specialty OSC IO IP, UMC 0.11um HS/AE process
Faraday Technology• HQ: TaiwanUMC 0.11um HS/AE (AL Enhancement) Logic process high frequency OSC BOAC IO.
- UMC
- 110nm
- HS
-
Specialty OSC IO IP, 1MHz to 66MHz, UMC 55nm SP process
Faraday Technology• HQ: TaiwanUMC 55nm SP/RVT Logic Low-K process 2.5V OD 3.3V high frequency OSC Pad.
- UMC
- 55nm
- SP
-
Specialty I2C IO IP, UMC 40nm LP process
Faraday Technology• HQ: TaiwanUMC 40nm LP/RVT Logic process 1.8V/2.5V/3.3V Multi-Voltage IIC BOAC IO Cell Library.
- UMC
- 40nm
- LP
-
Specialty Analog ESD IO IP, UMC 55nm CIS process
Faraday Technology• HQ: Taiwan3.3V Analog ESD IO with UMC 55nm LP/HVT CMOS Image Sensor process.
- UMC
- 55nm
-
Specialty Analog ESD IO IP, UMC 40nm LP process
Faraday Technology• HQ: Taiwan1.8V Analog ESD IO cells with low capacitor for UMC 40nm LP process.
- UMC
- 40nm
- LP