MIPI Receiver, DPHY V1.2 RX ; UMC 28nm HPC process
Faraday Technology
•
HQ:
Taiwan
MIPI Receiver, DPHY V1.2 RX ; UMC 28nm HPC process
- MIPI D-PHY
- UMC
- 28nm
- HPC
Compare 2,534 Faraday Technology IP Cores from 1 vendors
-
-
MIPI Receiver, DPHY V1.1 RX ; UMC 28nm HPC process
Faraday Technology• HQ: TaiwanMIPI Receiver, DPHY V1.1 RX ; UMC 28nm HPC process
- MIPI D-PHY
- UMC
- 28nm
- HPC
-
MIPI DPHY Reciever 80Mbps~2.5Gbps ; UMC 28nm HPC+ Process
Faraday Technology• HQ: TaiwanMIPI DPHY Reciever 80Mbps~2.5Gbps ; UMC 28nm HPC+ Process
- MIPI D-PHY
- UMC
- 28nm
- HPC+
-
MIPI DPHY Reciever 80Mbps~2.5Gbps ; UMC 28nm HPC Logic Process
Faraday Technology• HQ: TaiwanMIPI DPHY Reciever 80Mbps~2.5Gbps ; UMC 28nm HPC Logic Process
- MIPI D-PHY
- UMC
- 28nm
- HPC
-
1.8V Sub-LVDS Receiver 650Mbps; UMC 28nm HPC process
Faraday Technology• HQ: Taiwan1.8V Sub-LVDS Receiver 650Mbps; UMC 28nm HPC process
- UMC
- 28nm
- HPC
-
Faraday Technology• HQ: Taiwan
100MHz Reference Clock Single-end to Differential Buffer for PCIE Gen.I; UMC 0.13um HS/FSG LOGIC/MIXEDMODE Enhance Process
- UMC
- 130nm
- HS
-
100MHz single-ended to differential clock buffer for UMC 40nm LP.
Faraday Technology• HQ: Taiwan100MHz single-ended to differential clock buffer for UMC 40nm LP.
- UMC
- 40nm
- LP
-
LVDS Transmitter 700Mbps; UMC 28nm HPC Process
Faraday Technology• HQ: TaiwanLVDS Transmitter 700Mbps; UMC 28nm HPC Process
- UMC
- 28nm
- HPC
-
2.5V LVDS Transmitter 700Mbps; UMC 40nm LP LowK Logic Process. (Modify layout )
Faraday Technology• HQ: Taiwan2.5V LVDS Transmitter 700Mbps; UMC 40nm LP LowK Logic Process.
- UMC
- 40nm
- LP
-
3.3V FPD-link LVDS Transmitter 16~100MHz; UMC 28nm HPC plus proces
Faraday Technology• HQ: Taiwan3.3V FPD-link LVDS Transmitter 16~100MHz; UMC 28nm HPC plus proces
- UMC
- 28nm
- HPC
-
The bias block only for FXLVDSRX080HH0L, UMC 40nm LP/RVT LowK Logic Process
Faraday Technology• HQ: TaiwanThe bias block only for FXLVDSRX080HH0L, UMC 40nm LP/RVT LowK Logic Process
- UMC
- 40nm
- LP
-
The bias block only for FXLVRX080HF0L, UMC 55nm LP/RVT LowK Logic Process
Faraday Technology• HQ: TaiwanThe bias block only for FXLVRX080HF0L, UMC 55nm LP/RVT LowK Logic Process
- UMC
- 55nm
- LP
-
The bias block only for FXLVRX080HF0F, UMC 55nm eflash/RVT LowK Logic Process
Faraday Technology• HQ: TaiwanThe bias block only for FXLVRX080HF0F, UMC 55nm eflash/RVT LowK Logic Process
- UMC
- 55nm
-
The bias block only for FXLVRX050HH0L, UMC 40nm LP/RVT LowK Logic Process
Faraday Technology• HQ: TaiwanThe bias block only for FXLVRX050HH0L, UMC 40nm LP/RVT LowK Logic Process
- UMC
- 40nm
- LP
-
LVDS RX IO PAD 500 Mbps, UMC 40nm LP/RVT LowK Logic Process, for flip chip
Faraday Technology• HQ: TaiwanLVDS RX IO PAD 500 Mbps, UMC 40nm LP/RVT LowK Logic Process, for flip chip
- UMC
- 40nm
- LP
-
LVDS RX IO PAD 300 Mbps with combo GPIO , UMC 55nm eflash/RVT LowK Logic Process
Faraday Technology• HQ: TaiwanLVDS RX IO PAD 300 Mbps with combo GPIO , UMC 55nm eflash/RVT LowK Logic Process
- UMC
- 55nm
-
3.3v LVDS RX IO 1.25Gbps, UMC 40nm LP/RVT LowK Logic Process
Faraday Technology• HQ: Taiwan3.3v LVDS RX IO 1.25Gbps, UMC 40nm LP/RVT LowK Logic Process
- UMC
- 40nm
- LP
-
8 Lanes LVDS RX IO PAD, UMC 40nm LP/RVT LowK Logic Process
Faraday Technology• HQ: Taiwan8 Lanes LVDS RX IO PAD, UMC 40nm LP/RVT LowK Logic Process
- UMC
- 40nm
- LP
-
DLL-based LVDS RX 3.3v/1.0v ; 55nm SP/RVT LowK Logic Process
Faraday Technology• HQ: TaiwanDLL-based LVDS RX 3.3v/1.0v ; 55nm SP/RVT LowK Logic Process
- UMC
- 55nm
- SP
-
DLL-based LVDS RX 3.3v/1.0v ; 55nm SP/RVT LowK Logic Process
Faraday Technology• HQ: TaiwanDLL-based LVDS RX 3.3v/1.0v ; 55nm SP/RVT LowK Logic Process
- UMC
- 55nm
- SP