Simplifying Multi-Domain Voltage-Control Verification with Synopsys AVSBus 2.0 VIP
Learn how AVSBus 2.0 VIP validates power delivery in AI and data center SoCs.
Vendor:
Synopsys, Inc.
Category:
USB
USB 1.1 Device Controller version 4 with Active Clock Gating to save active power
The high-quality, silicon-proven USB 1.1 Controller IP enables designers to implement a host and/or device into their SoC designs.
Overview
The high-quality, silicon-proven USB 1.1 Controller IP enables designers to implement a host and/or device into their SoC designs. By utilizing the compliant USB 1.1 Controller IP solution, designers can leverage these solutions to significantly reduce development time and engineering risk while bringing their USB-based products to market faster. The USB 1.1 Controllers consist of the USB 1.1 OHCI Host and Device.
The vendor optimized the USB 1.1 OHCI Host and Device controllers for low power, small area and ease-of-integration, for use in Internet-of-Things (IoT) applications. Designers save time and effort through rapid configuration. The USB 1.1 OHCI offloads the system bus and MCU, reducing the interrupts, MIPS, and power consumed in the system. The OHCI register set makes the controller compatible with OHCI host stacks and drivers available on most major operating systems.
The USB IP is the most certified IP solution in the industry. With thousands of design wins and billions of silicon-proven units shipped, the vendor's complete USB IP solution, consisting of digital controllers, PHY and Verification IP, enables designers to lower integration risk and speed time-to-market.
Key features
- Silicon-proven
- USB 1.1 compliant
- Lowest gate count, lowest area
- Optimized power management
- Supports low- and full-speed devices
Block Diagram
dwc_usb_1_1_device_v4 block diagram
Specifications
Identity
Part Number
dwc_usb_1_1_device_v4
Vendor
Synopsys, Inc.
Type
Silicon IP
Provider
HQ:
USA
Learn more about USB IP core
Synopsys Joins Arm Total Design for Physical AI to Advance Autonomous Systems
Learn how Synopsys and Arm Total Design help accelerate Physical AI systems with pre-validated IP, virtual development, and system-level design.
Synopsys Advances Agentic AI Chip Design with AMD and Microsoft
Introduces Industry's First Autonomous EDA Workflows on Microsoft Discovery to Accelerate Engineering from Specification to Silicon
Synopsys and Intel Foundry Fast-Track Customer Readiness from Silicon to Systems on Intel 14A
Certified AI-powered EDA flows, integrated multiphysics analysis, and broad IP portfolio accelerate Angstrom-scale AI and multi-die designs
Synopsys Showcases Comprehensive Autonomous Engineering Workflows from Silicon to Systems, Developed with NVIDIA Technology
Synopsys unveils a fully autonomous long-running design verification agent that orchestrates the entire chip verification cycle delivering up to 50X faster time-to-validated RTL while achieving 20% additional coverage improvement
World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
Synopsys delivers standards-compliant 112G PHY IP for linear optics, helping reduce AI interconnect power, latency, and heat.
Frequently asked questions about USB IP cores
What is USB 1.1 Device Controller version 4 with Active Clock Gating to save active power?
USB 1.1 Device Controller version 4 with Active Clock Gating to save active power is a USB IP core from Synopsys, Inc. listed on Semi IP Hub.
How should engineers evaluate this USB?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this USB IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.