Vendor: Faraday Technology Category: SRAM

UMC 40nm LP Logic Process standard synchronous high density dual port SRAM memory compiler with LVT

UMC 40nm LP Logic Process standard synchronous high density dual port SRAM memory compiler with LVT

UMC 40nm LP Silicon Proven View all specifications

Overview

UMC 40nm LP Logic Process standard synchronous high density dual port SRAM memory compiler with LVT

Silicon Options

Foundry Node Process Maturity
UMC 40nm LP Silicon Proven

Specifications

Identity

Part Number
FSH0L_A_SJLVT
Vendor
Faraday Technology
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about SRAM IP core

Frequently asked questions about SRAM IP cores

What is UMC 40nm LP Logic Process standard synchronous high density dual port SRAM memory compiler with LVT?

UMC 40nm LP Logic Process standard synchronous high density dual port SRAM memory compiler with LVT is a SRAM IP core from Faraday Technology listed on Semi IP Hub. It is listed with support for umc Silicon Proven.

How should engineers evaluate this SRAM?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SRAM IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP