Vendor: Omni Design Technologies, Inc. Category: Voltage Reference

Ultra-Low-Power Bandgap Voltage Reference in 40nm CMOS

The ODT-REF-SV1P8-ULP140N_40 is an ultralow power CMOS bandgap reference designed in a 40nm standard CMOS process without needing…

Overview

The ODT-REF-SV1P8-ULP140N_40 is an ultralow power CMOS bandgap reference designed in a 40nm standard CMOS process without needing the use of any bipolar devices.

This IP operates over a temperature range of -40 to 125C while taking less than 200nA from the supply, with a nominal current of 140nA. A single room temperature trim can be used to achieve a temperature coefficient less than 40ppm/C.

The bandgap reference output is designed for low output noise. It has a provision for user added capacitor that can reduce noise further. The entire block can be powered down in a low power sleep mode.

The bandgap reference block also provides a current output, IREF that is constant over the operating temperature range of -40C to 125C and can be used as a reference for biasing current mirrors.

Key features

  • 140nA supply current
  • Less than 40ppm/C temperature coefficient
  • - 40C to 125C operation
  • Supply voltage down to 1.62V
  • Nominal 0.6 V output voltage
  • Buffered output voltage
  • Internal startup circuit
  • 10nA typical, 20nA max sleep current
  • Standard CMOS process
  • No external components

Block Diagram

Applications

  • Battery powered devices
  • Remote sensors and monitoring
  • Portable medical diagnostics
  • Handheld instrumentation
  • Energy harvesting
  • Hearing aids
  • Wearable devices

What’s Included?

  • Datasheet
  • Hard Macro (GDSII)
  • Characterization Report (as applicable)
  • Abstract View (LEF) for top level connectivity
  • Spectre Netlist (as needed upon request)
  • Behavioral Model
  • Integration and Customer Support

Specifications

Identity

Part Number
ODT-REF-SV1P8-ULP140N_40
Vendor
Omni Design Technologies, Inc.
Type
Silicon IP

Provider

Learn more about Voltage Reference IP core

Analog and Power Management Trends in ASIC and SoC Designs

The design of modern Application Specific Integrated Circuits (ASICs) and Systems on a Chip (SoCs) in advanced process nodes can be differentiated by the on-die integration of analog functions, such as power management. Vidatronic offers this white paper to give some historical background on this trend and delve specifically into the integration of power management. Vidatronic IP solutions and the benefits they bring to ASIC and SoC designers are discussed.

How to specify and integrate successfully a measurement analog front-end including its power computation engine in an energy metering IC

Based on the system specification of a typical smart meter, this article demonstrates the importance of carefully selecting the power metering IP solution so that its specification matches the standard requirements and copes with the application challenges. This article then pinpoints thoroughly the various issues that must be taken into account for the selection of the Silicon IP and helps identify the possible trade-offs between the performance of the Mixed-signal Front-end (MFE) and that of the Power and energy Computation Engine (PCE).

Silicon Qualified SuperViC: the only way to safe SoC integration

System integrators often encounter problems on application boards too late in the design cycle, when bringing together Virtual Components (ViCs of silicon IPs) into a system. Some ViC performances may be degraded at higher levels (SoC and PCB), and thus the final system does not perform as well as expected. In other words, assembling high-performance ViCs together does not guarantee high-performance SoCs or systems when fundamental integration aspects are not addressed or key issues are violated during the integration process.

Analog IP Reuse in Nano Technologies

Presented in this paper is a tool that automatically migrates analog designs from one process to another while keeping circuit and layout topologies.

Frequently asked questions about Voltage Reference IP cores

What is Ultra-Low-Power Bandgap Voltage Reference in 40nm CMOS?

Ultra-Low-Power Bandgap Voltage Reference in 40nm CMOS is a Voltage Reference IP core from Omni Design Technologies, Inc. listed on Semi IP Hub.

How should engineers evaluate this Voltage Reference?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Voltage Reference IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP