Vendor: Agile Analog Category: Voltage Reference

Low Power BandGap

The agileREF_LP consists of: A bandgap reference core A bandgap reference voltage generator (VREF) (Reference current outputs all…

Overview

The agileREF_LP consists of:  

  • A bandgap reference core
  • A bandgap reference voltage generator (VREF) (Reference current outputs allow for remote reconstruction of an accurate reference voltage.)
  • Bias current generators (IBIAS) (Temperature independent bias current generators)


Agile Analog designs are based on tried and tested architectures to ensure reliability and functionality. Our design methodology is programmatic, systematic and repeatable leading to analog IP that is more verifiable, more robust and more reliable. Our methodology also allows us to quickly re-target our IP to different process options. We support all the major foundries including TSMC, GlobalFoundries, Intel Foundry, Samsung Foundry, UMC and Other Foundries.

Key features

  • Input voltage range: 1.8V (±10%)
  • Digital voltage range: 0.8V (±10%)
  • Untrimmed accuracy: -5 to +5% (min/max)
  • Trimmed accuracy: -1 to +1% (min/max)
  • Bias current output: 200nA (typical)
  • Quiescent current (IQ): 4.07mA (typical)
  • Silicon area: 0.0284 mm2 in 16nm technology
  • PSRR:
    • @f < 1MHz: 60dB (typical)
    •  @f ≥ 1MHz: 30dB (typical)

Block Diagram

Benefits

  • Low Iq
  • - Low current consumption for power sensitive applications
  • Multiple Outputs
  • - Use as a single reference source for your SoC/ASIC

Applications

  • IoT, Security, Automotive, AI, SoCs, ASICs

What’s Included?

  • Datasheet
  • Testing and Integration Guide
  • Verilog Models
  • Floorplan (LEF)
  • Timing models (LIB)
  • Netlist (CDL)
  • Layout (GDS)
  • Physical Verification Report
  • Design Report

Specifications

Identity

Part Number
agileREF_LP
Vendor
Agile Analog
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: United Kingdom

Learn more about Voltage Reference IP core

Overcoming power management IP challenges

With modern chips, power management sits right at the core of the architecture. Between scaling down to advanced nodes and pushing for maximum performance-per-watt, managing power has become one of the most complex, high-risk parts of silicon design. Here is what engineering teams are actually dealing with.

Understanding security certification and how analog IP can help

This Agile Analog blog post outlines the security certification process and the impact of implementing analog anti-tamper solutions. With new security measures such as the EU’s Cyber Resilience Act (CRA) regulations becoming fully enforced in 2027, there is increasing interest in security certification and the analog IP that companies can use to detect and prevent security attacks.

Providing protection against EMFI attacks

This Agile Analog blog post is focused on describing the dangers of Electromagnetic Fault Injection (EMFI) attacks and outlining the importance of EMFI sensors that are designed to provide protection.

Frequently asked questions about Voltage Reference IP cores

What is Low Power BandGap?

Low Power BandGap is a Voltage Reference IP core from Agile Analog listed on Semi IP Hub.

How should engineers evaluate this Voltage Reference?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Voltage Reference IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP