Introducing agileSecure anti-tamper security portfolio
Agile Analog’s tamper detection IP is a comprehensive set of sensors and monitors designed to detect a wide variety of physical attacks and side-channel attacks (SCAs). T
Vendor:
Agile Analog
Category:
Voltage Reference
Low Power BandGap
The agileREF_LP consists of: A bandgap reference core A bandgap reference voltage generator (VREF) (Reference current outputs all…
Overview
The agileREF_LP consists of:
- A bandgap reference core
- A bandgap reference voltage generator (VREF) (Reference current outputs allow for remote reconstruction of an accurate reference voltage.)
- Bias current generators (IBIAS) (Temperature independent bias current generators)
Agile Analog designs are based on tried and tested architectures to ensure reliability and functionality. Our design methodology is programmatic, systematic and repeatable leading to analog IP that is more verifiable, more robust and more reliable. Our methodology also allows us to quickly re-target our IP to different process options. We support all the major foundries including TSMC, GlobalFoundries, Intel Foundry, Samsung Foundry, UMC and Other Foundries.
Key features
- Input voltage range: 1.8V (±10%)
- Digital voltage range: 0.8V (±10%)
- Untrimmed accuracy: -5 to +5% (min/max)
- Trimmed accuracy: -1 to +1% (min/max)
- Bias current output: 200nA (typical)
- Quiescent current (IQ): 4.07mA (typical)
- Silicon area: 0.0284 mm2 in 16nm technology
- PSRR:
- @f < 1MHz: 60dB (typical)
- @f ≥ 1MHz: 30dB (typical)
Block Diagram
agileREF_LP block diagram
Benefits
- Low Iq
- - Low current consumption for power sensitive applications
- Multiple Outputs
- - Use as a single reference source for your SoC/ASIC
Applications
- IoT, Security, Automotive, AI, SoCs, ASICs
What’s Included?
- Datasheet
- Testing and Integration Guide
- Verilog Models
- Floorplan (LEF)
- Timing models (LIB)
- Netlist (CDL)
- Layout (GDS)
- Physical Verification Report
- Design Report
Specifications
Identity
Part Number
agileREF_LP
Vendor
Agile Analog
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
United Kingdom
Learn more about Voltage Reference IP core
The pivotal role power management IP plays in chip design
Power management IP plays a pivotal role in chip design. It is key for achieving the energy efficiency today’s electronic devices demand, but its function extends far beyond this to maintaining high-performance, thermal efficiency, and signal integrity. That’s why chip design engineers are so keen to learn more about power management IP.
Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions
This white paper will discuss the design challenges that IC designers are facing when developing the new GDDR 7 high-performance memory interface and highlight some of the possible solutions to overcome these challenges, ensuring compliance and robustness of the GDDR7 memory interface.
Analog and Power Management Trends in ASIC and SoC Designs
The design of modern Application Specific Integrated Circuits (ASICs) and Systems on a Chip (SoCs) in advanced process nodes can be differentiated by the on-die integration of analog functions, such as power management. Vidatronic offers this white paper to give some historical background on this trend and delve specifically into the integration of power management. Vidatronic IP solutions and the benefits they bring to ASIC and SoC designers are discussed.
How to specify and integrate successfully a measurement analog front-end including its power computation engine in an energy metering IC
Based on the system specification of a typical smart meter, this article demonstrates the importance of carefully selecting the power metering IP solution so that its specification matches the standard requirements and copes with the application challenges. This article then pinpoints thoroughly the various issues that must be taken into account for the selection of the Silicon IP and helps identify the possible trade-offs between the performance of the Mixed-signal Front-end (MFE) and that of the Power and energy Computation Engine (PCE).
Silicon Qualified SuperViC: the only way to safe SoC integration
System integrators often encounter problems on application boards too late in the design cycle, when bringing together Virtual Components (ViCs of silicon IPs) into a system. Some ViC performances may be degraded at higher levels (SoC and PCB), and thus the final system does not perform as well as expected. In other words, assembling high-performance ViCs together does not guarantee high-performance SoCs or systems when fundamental integration aspects are not addressed or key issues are violated during the integration process.
Frequently asked questions about Voltage Reference IP cores
What is Low Power BandGap?
Low Power BandGap is a Voltage Reference IP core from Agile Analog listed on Semi IP Hub.
How should engineers evaluate this Voltage Reference?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Voltage Reference IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.