Vendor: M31 Technology Corp. Category: UFS Controller

UFSHCI 4.0 - UFS Host Controller Interface

The UFS Host Controller Interface (UFSHCI) is a high-performance interface that connects to UniPro and M-PHY IP in mobile platfor…

Overview

The UFS Host Controller Interface (UFSHCI) is a high-performance interface that connects to UniPro and M-PHY IP in mobile platforms. It provides command sets and device management functions for UFS host applications, as well as manages data transfer between the host SW and UFS devices.

The UFSHCI IP is compliant with JEDEC UFSHCI 4.0 specification, which includes the Multi-Circular Queue (MCQ) feature and support for 2DW PRDT to enhance host performance. The UFSHCI IP also provides the AES-128 engine (optional) to meet customers’ security demands.

The UFSHCI IP can be combined with UniPro IP and M-PHY IP to provide a comprehensive UFS host solution, enabling customers to easily integrate it into their applications and accelerate the time-to-market for SoC designs.

Key features

  • Compliant with JEDEC UFSHCI Standard version 4.0 specification
  • Compliant with JEDEC UFS Standard version 4.0 specification
  • Up to 32 doorbells for UTP transfers
  • Up to 32 Multi-Circular Queue (MCQ) UTP transfer requests
  • 4 sets of multi RTTs
  • Out-of-order data transfer
  • 4DW/2DW PRDT formats
  • PRDT caching supports 32 sets of commands
  • DATAIN and RTT UPIU with Hint field
  • Extended initiator ID (EXT_IID)
  • Power domain partitioning for power saving
  • Auto-hibernate
  • Optional Crypto function for data transfer (AES-XTS 128)
  • 128-bit AXI master interface for data transfer
  • AXI burst length of 1 to 16 transfers

Block Diagram

Specifications

Identity

Part Number
UFSHCI 4.0 - UFS Host Controller Interface
Vendor
M31 Technology Corp.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about UFS Controller IP core

High-Speed PCIe and SSD Development and Challenges

PCIe stands for Peripheral Component Interconnect Express (PCIe), which is a very important specification in computer buses. It is widely used in a large number of applications for data exchange communication within computer components, such as network cards, graphics cards, and nowadays NVMe solid state drives, which are mostly connected to the motherboard via PCIe. Since its introduction in 2003, PCIe has evolved into a fifth or even sixth-generation specification.

Mastering Key Technologies to Realize the Dream - M31 IP Integration Services

Throughout the development of the industry, the evolution of advanced semiconductor manufacturing processes has led to an increase in production costs, high-speed interface bandwidth, and the difficulty and risk in IP and SoC integration. That results in a significant increase in development costs for chip manufacturers, especially in the investment of manpower, and EDA tools are becoming more challenging.

M31 on the Specification and Development of MIPI Physical Layer

MIPI is the abbreviation of "Mobile Industry Processor Interface". This article will introduce the physical layer specifications of MIPI architecture, and explain the features and benefits of D-PHY and C-PHY respectively. Then, the MIPI perspective on the development and challenges of automotive electronics and the professional MIPI technical services that M31 can provide will be shared.

Frequently asked questions about UFS Controller IP

What is UFSHCI 4.0 - UFS Host Controller Interface?

UFSHCI 4.0 - UFS Host Controller Interface is a UFS Controller IP core from M31 Technology Corp. listed on Semi IP Hub.

How should engineers evaluate this UFS Controller?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UFS Controller IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP