Vendor:
SMIC
Category:
ESD Protection
SMIC 55nm LL ESD protection cell
Key features
- Local ESD protection cell for 1.2V device, 1.8V device, 2.5V device and 3.3V device in core area;
- Cell Size (Width * height) 70um * 55um; 70um * 85um or 35um * 123um;
- Work voltage: 1.2V/1.8V/2.5V/3.3V power;
- SMIC 55nm Logic Salicide 1.2/1.8/2.5/3.3V Low Leakage Process;
- Metal uses M1~M3;
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| SMIC | 55nm | LL | In Production |
Specifications
Identity
Part Number
S55NLL_CP
Vendor
SMIC
Type
Silicon IP
Provider
Learn more about ESD Protection IP core
Maximizing ESD protection for automotive Ethernet applications
For many decades, Ethernet has been used in industrial and computing networks. But nowadays it’s increasingly deployed in automotive applications as a replacement for legacy networks like controller area network (CAN).
Breakthrough in area efficiency of on-chip ESD protection
Bart Keppens, Sofics
Designing Electrostatic Discharge (ESD) Protection for Monolithic SoCs and Multi-Die Systems
Dermott Lynch, Director, Product Marketing, Synopsys EDA Group
Selecting optimized ESD protection for CMOS image sensors
Bart Keppens, Sofics
Optimized on-chip ESD protection to enable high-speed Ethernet speed in cars
Bart Keppens, Sofics
Frequently asked questions about ESD Protection Library IP cores
What is SMIC 55nm LL ESD protection cell?
SMIC 55nm LL ESD protection cell is a ESD Protection IP core from SMIC listed on Semi IP Hub. It is listed with support for smic In Production.
How should engineers evaluate this ESD Protection?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this ESD Protection IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.