Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: Single-Protocol PHY

SMIC 28nm USB3.0 Dual Role PHY/Type-C

The USB3.0 Type-C PHY IP is designed to the USB 3.0, USB2.0 Specification and the USB Type-CTM USB Cable and Connector Specificat…

Overview

The USB3.0 Type-C PHY IP is designed to the USB 3.0, USB2.0 Specification and the USB Type-CTM USB Cable and Connector Specification Revision 1.1.

Key features

  • 5-Gbps SuperSpeed data transmission rate through 3-m USB3.0 cable
  • PIPE 3-compliant SuperSpeed USB 3.0 Transceiver interface
  • Supports 5Gbit/s "Super Speed", 480Mbit/s "High Speed" and 12Mbit/s "Full Speed"
  • Supports 8-bit 500-MHz, 16-bit 250-MHz , and 32-bit 125M PIPE interface
  • Supports SuperSpeed power management modes: U0, U1, U2 and U3.
  • Built-in BIST pattern generator and checker with programmable modes for stand-alone test
  • Compliant with the USB Type-C v1.1
  • Built-in High speed multiplexer to support USB3.0(5Gbps) data switch
  • Built-in Rp, Rd to save external components
  • Support the role of DFP, UFP and DRP
  • Advertise Default, 1.5A or 3 A for Type-C power

Specifications

Identity

Part Number
S28HKMGV18_USB30PHY_01
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Standards & Interfaces

Supported Standards
USB 3.0

Provider

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is SMIC 28nm USB3.0 Dual Role PHY/Type-C?

SMIC 28nm USB3.0 Dual Role PHY/Type-C is a Single-Protocol PHY IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP