Securing Physical AI
Learn how to secure physical AI systems across data, hardware, and runtime to ensure safe, reliable operation in real-world environments.
Vendor:
Synopsys, Inc.
Category:
Monitoring
SLM Signal Integrity Monitor
The SLM Signal Integrity Monitor (SIM) IP enables signal quality measurement for die-to-die interfaces.
Overview
The SLM Signal Integrity Monitor (SIM) IP enables signal quality measurement for die-to-die interfaces. It can be implemented in silicon with minimal area overhead. It enables accurate measurement of silicon interconnects with real-time reporting for analytics. With the use of Monitor, Test and Repair (MTR), this real-time reporting enables structural lane monitoring, aging related degradation, and optional repair of failing lanes to maintain high-speed performance throughout the silicon lifecycle.
The SIM unit (SIMU) has a capture mode for reporting the positive and negative margin of signal edge relative to clock edge. It can support SDR and DDR formats with a clock forwarding scheme. Typically, one SIMU is connected at the end of each lane and all the SIMU’s form a chain connecting to the SIM controller (SIMC). The SIMC provides control /status and test access via 1500/1687.
Information collected from the SIM can be used to construct a 1D eye diagram and based on that, the PHY’s test and repair scheme can be implemented. SLM SIM IP supports SDR and DDR interfaces with UCIe, with HBM interfaces being primary applications. Signal integrity monitor units (SIMU) combined with a signal integrity monitor controller (SIMC) form a complete solution for a multi-die package. Scan chain, IEEE 1500/1687 is available via SIMC. SLM SIM IP is available as a hard macro integrated with UCIe, HBM PHYs from Synopsys or as configurable soft IP.
SLM Structural Monitors
Structural monitors are key to the success of Synopsys’ Silicon Lifecycle Management solution. These monitors are embedded in the silicon and report out the health of critical functions of the chip. Data from structural monitors can be collected at any stage of the silicon lifecycle and analyzed to gather insights. Based on these insights, actions can be taken to improve performance or mitigate an operational issue. Memory, CPU workload, interface, clock, delay, etc. are some critical functions on an SoC worth monitoring. Synopsys’ structural monitors are enabled with EDA and software automation for ease of use.
Key Features
- SIMU + SIMC based complete solution for multi-die packages
- Distributed architecture with low overhead
- Available as hard IP integrated with PHY or soft IP with flexibility to customize
- Capture state of silicon at any stage of its lifecycle
Key features
- Die-to-die interface signal margin measurement from rising/falling edge to clock transition
- Supports SDR and DDR interfaces
- Primarily targeted for UCIe and HBM PHYs
- Low overhead for data processing
- EDA integration for automated insertion and connection
- Capture state of silicon precisely at any stage of its lifecycle
- Available as hard IP integrated with PHY or soft IP with flexibility to customize
Block Diagram
SLM Signal Integrity Monitor block diagram
Benefits
- Health check of die-to-die interfaces within 3DIC
- Interface signal timing margin measurement
- Monitor, Test and Repair (MTR) of PHY in-test or in-field
- Optimize silicon performance for safety critical applications
Applications
- Die-to-die interface monitoring
- 1D eye diagram creation
- Monitor, Test and Repair (MTR) of UCIe PHY in-test or in-field
Specifications
Identity
Part Number
SLM Signal Integrity Monitor
Vendor
Synopsys, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Monitoring IP core
Securing UALink: Introducing Synopsys UALinkSec_200 Security Module
Secure high-speed data with Synopsys UALinkSec_200 - confidentiality, integrity, and performance for scalable AI data center infrastructures.
Arm and Synopsys: Delivering an Integrated, Nine-Stage “Silicon-to-System” Chip Design Flow
After more than three decades, the relationship between Arm and Synopsys continues to redefine the semiconductor industry. And the fusion of our expertise and technology continues to reshape chip design flows.
Shaping the Future of Semiconductor Design Through Collaboration: Synopsys Wins Multiple TSMC OIP Partner of the Year Awards
Synopsys has once again been recognized as a key collaboration partner by TSMC. We received six Partner of the Year awards at the 2025 TSMC Open Innovation Platform® (OIP) Ecosystem Forum.
Why Hardware Security Is Just as Critical as Software Security in Modern Systems
Software tends to dominate security discussions, but it is only half of the equation. The other half is hardware security, which is often overlooked but equally important.
PCIe 6.x and 112 Gbps Ethernet: Synopsys and TeraSignal Achieve Optical Interconnect Breakthroughs
Synopsys and TeraSignal have reached two milestones in optical networking, demonstrating seamless interoperability for PCIe 6.x and 112 Gbps Ethernet over linear optics. These industry-first achievements highlight the potential of linear optics to transform data transmission in hyperscale data centers and high-performance computing (HPC) environments.
Frequently asked questions about system monitoring IP cores
What is SLM Signal Integrity Monitor?
SLM Signal Integrity Monitor is a Monitoring IP core from Synopsys, Inc. listed on Semi IP Hub.
How should engineers evaluate this Monitoring?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Monitoring IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.