Vendor: Dolphin Semiconductor Category: SRAM

Single Port SRAM compiler - Memory optimized for ultra high density and high speed - compiler range up to 320 k

Single Port SRAM compiler - TSMC 65 nm LP - Memory optimized for ultra high density and high speed - compiler range up to 320 k

Overview

Single Port SRAM compiler - TSMC 65 nm LP - Memory optimized for ultra high density and high speed - compiler range up to 320 k

Key features

  • Configuration
  • SVT MOS for memory periphery
  • uHD HVT pushed rule bit-cell from foundry
  • Smart periphery design to reach the highest density
  • Up to 20% denser than standard memory generators
    • Ultra low leakage design
  • Up to 30% less leaky in retention mode compared with a standard offering at 65 nm LP
  • Data retention mode at nominal voltage (1.2 V) and low voltage (0.77 V): for 4x leakage reduction
  • Low dynamic power
  • Partitioned array
  • Variable write-mask capability
    • Easy integration
  • MUX options
  • Data range flexibility allows easy addition of bits for redundancy or ECC purposes
  • Address range flexibility allows easy addition of single rows for redundancy purposes
  • The Dolphin quality
  • Complete mismatch validation of the memory architecture taking in account local and global dispersion
  • Optional BIST for industrial fabrication test of instances

Specifications

Identity

Part Number
SpRAM-RHEA-HD-RR_TSMC_65nm_LP_Generator
Vendor
Dolphin Semiconductor
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about SRAM IP core

Dolphin Semiconductor and INTERA Group Announce Reference Platform Combining Analog Voice Sensing and Neuromorphic AI for Ultra-Low-Power Edge Intelligence

Dolphin Semiconductor, a leading provider of semiconductor IP solutions, and INTERA Group, a semiconductor innovation company specializing in neuromorphic ASIC architectures, today announced a strategic collaboration to deliver a joint reference platform combining Dolphin’s WhisperExtractor (aMFCC) analog feature-extraction IP with INTERA’s Spiking Neural Network (SNN) processing architecture.

Vertex Growth commits €10M in Dolphin Semiconductor

Vertex Growth is a growth-stage venture capital fund anchored by Vertex Holdings, a subsidiary of global investment firm Temasek. The fund is dedicated to investing in high potential companies on the cusp of scaling-up.

Frequently asked questions about SRAM IP cores

What is Single Port SRAM compiler - Memory optimized for ultra high density and high speed - compiler range up to 320 k?

Single Port SRAM compiler - Memory optimized for ultra high density and high speed - compiler range up to 320 k is a SRAM IP core from Dolphin Semiconductor listed on Semi IP Hub.

How should engineers evaluate this SRAM?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SRAM IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP