Dolphin Semiconductor and INTERA Group Announce Reference Platform Combining Analog Voice Sensing and Neuromorphic AI for Ultra-Low-Power Edge Intelligence
Meylan, France and Barcelona, Spain — July 16, 2026 — Dolphin Semiconductor, a leading provider of semiconductor IP solutions, and INTERA Group, a semiconductor innovation company specializing in neuromorphic ASIC architectures, today announced a strategic collaboration to deliver a joint reference platform combining Dolphin’s WhisperExtractor (aMFCC) analog feature-extraction IP with INTERA’s Spiking Neural Network (SNN) processing architecture.
The partnership addresses one of the most persistent challenges in edge AI: enabling continuous, intelligent sensing on devices where every microwatt of power budget is contested. By pairing analog-domain feature extraction with event-driven neuromorphic inference, the two companies aim to push always-on audio and sensor intelligence further down the power curve than digital-only architectures have previously allowed.
The joint reference platform is designed to give OEMs and system integrators a validated starting point for building always-on acoustic and sensor intelligence into space- and power-constrained products, without requiring in-house expertise in either analog front-end design or spiking neural network development.
The companies see immediate relevance across markets where always-on sensing and battery life are in direct tension such as true wireless earbuds and hearables, hearing aids, smart glasses, smart home and edge IoT devices.
Explore Dolphin Semiconductor IP:
About Dolphin Semiconductor
Dolphin Semiconductor is a leading provider of semiconductor IP solutions, specializing in mixed signal IP design targeting markets such as Industrial, High-Performance Computing, Consumer Electronics, IoT and Automotive. Dolphin Semiconductor cutting-edge technology IPs in power management, high-quality audio, power metering, and design safety/robustness, allow their customers to accelerate design cycles, foster faster time-to-market and build products that address the challenges of any industry and support a more sustainable world. With a customer-centric approach, Dolphin Semiconductor provides exceptional support for successful project outcomes.
About INTERA Group
The INTERA Group´s mission is to advance semiconductor innovation by offering AI acceleration IP, microelectronics design, integration services, and IoT solutions, supporting the development of energy-efficient AI and edge computing devices. Formed from the merger of Sensing & Control and NVISION, both with over 20 years of expertise, INTERA serves diverse markets including IoT, Industry 4.0, automotive, digital health, smart technologies, aerospace, and defence, fostering cutting-edge technological advancements across these sectors.
Related Semiconductor IP
- 7 µW always on Audio feature extraction with filter banks
- Software tool for the automatic building of Power Management Unit (PMU)
- sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- Linear Regulator for digital island
- Linear Regulator for digital island
Related News
- Eta Compute Launches Industry's First Neuromorphic Platform for Ultra-Low-Power Machine Intelligence at the Edge
- Development of High-Precision Nonvolatile Analog Computing-in-Memory Technology Enabling Ultra-Low-Power AI Hardware
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- CEVA Powers DSP Group's Next-Generation Ultra-Low-Power Always-On Voice Processor
Latest News
- Dolphin Semiconductor and INTERA Group Announce Reference Platform Combining Analog Voice Sensing and Neuromorphic AI for Ultra-Low-Power Edge Intelligence
- MEMTECH announces MemVerify-LPDDR5x memory simulation & verification platform
- Analog Bits Expands Global Engineering Footprint with New Design Center in Dongtan, South Korea
- ChipAgents Helps Whalechip Cut Semiconductor Root Cause Analysis from Days to Minutes
- European Processor Initiative Successfully Concluded