Vendor: Dolphin Semiconductor Category: Register File

Single Port Register File compiler - Memory optimized for high density and high speed - compiler range up to 40 k

Single Port Register File compiler - TSMC 65 nm LP - Memory optimized for high density and high speed - compiler range up to 40 k

Overview

Single Port Register File compiler - TSMC 65 nm LP - Memory optimized for high density and high speed - compiler range up to 40 k

Key features

  • Ultra high speed
  • Up to 580 MHz in worst case for 512x32 cut
  • Power reduction features
  • Data retention mode at 1.2 V to divide leakage by a factor of 2.5 compared to simple stand by mode
  • Data retention mode at 0.77 V to divide leakage by a factor of 7 compared to simple stand by mode
  • Flexible power routing: connection to the power grid or from the periphery of the instance
  • Optional Byte write (MUX 2 and 4) and bit-wise write capability (MUX 8)
  • Smart periphery design to reach the highest density
  • Up to 50% gain in density versus alternative memory depending on instance configuration
  • Designed with the uHD HVt Pushed rule bit cell from foundry
  • Easy integration
  • MUX options
  • Data range flexibility allows easy addition of bits for redundancy or ECC purposes
  • Address range flexibility allows easy addition of single rows for redundancy purposes
  • The Dolphin quality
  • Complete mismatch validation of the memory architecture taking into account local and global dispersion
  • Optional BIST for industrial fabrication test of instances

Specifications

Identity

Part Number
1PRFile-AURA-HD-RR_TSMC_65nm_LP_Generator
Vendor
Dolphin Semiconductor
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Register File IP core

Dolphin Semiconductor and INTERA Group Announce Reference Platform Combining Analog Voice Sensing and Neuromorphic AI for Ultra-Low-Power Edge Intelligence

Dolphin Semiconductor, a leading provider of semiconductor IP solutions, and INTERA Group, a semiconductor innovation company specializing in neuromorphic ASIC architectures, today announced a strategic collaboration to deliver a joint reference platform combining Dolphin’s WhisperExtractor (aMFCC) analog feature-extraction IP with INTERA’s Spiking Neural Network (SNN) processing architecture.

Vertex Growth commits €10M in Dolphin Semiconductor

Vertex Growth is a growth-stage venture capital fund anchored by Vertex Holdings, a subsidiary of global investment firm Temasek. The fund is dedicated to investing in high potential companies on the cusp of scaling-up.

Frequently asked questions about Register File IP cores

What is Single Port Register File compiler - Memory optimized for high density and high speed - compiler range up to 40 k?

Single Port Register File compiler - Memory optimized for high density and high speed - compiler range up to 40 k is a Register File IP core from Dolphin Semiconductor listed on Semi IP Hub.

How should engineers evaluate this Register File?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Register File IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP