Vendor: Dolphin Semiconductor Category: Register File

Single Port Register File compiler - Memory optimized for high density and high speed - compiler range up to 40 k

Single Port Register File compiler - TSMC 65 nm LP - Memory optimized for high density and high speed - compiler range up to 40 k

Contact Provider Request Datasheet

Overview

Single Port Register File compiler - TSMC 65 nm LP - Memory optimized for high density and high speed - compiler range up to 40 k

Key features

  • Ultra high speed
  • Up to 580 MHz in worst case for 512x32 cut
  • Power reduction features
  • Data retention mode at 1.2 V to divide leakage by a factor of 2.5 compared to simple stand by mode
  • Data retention mode at 0.77 V to divide leakage by a factor of 7 compared to simple stand by mode
  • Flexible power routing: connection to the power grid or from the periphery of the instance
  • Optional Byte write (MUX 2 and 4) and bit-wise write capability (MUX 8)
  • Smart periphery design to reach the highest density
  • Up to 50% gain in density versus alternative memory depending on instance configuration
  • Designed with the uHD HVt Pushed rule bit cell from foundry
  • Easy integration
  • MUX options
  • Data range flexibility allows easy addition of bits for redundancy or ECC purposes
  • Address range flexibility allows easy addition of single rows for redundancy purposes
  • The Dolphin quality
  • Complete mismatch validation of the memory architecture taking into account local and global dispersion
  • Optional BIST for industrial fabrication test of instances

Specifications

Identity

Part Number
1PRFile-AURA-HD-RR_TSMC_65nm_LP_Generator
Vendor
Dolphin Semiconductor
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Dolphin Semiconductor

Learn more about Register File IP core

Pairing Sensitive RF with Voltage Regulators for Noise-Free IoT Modules

This article presents the challenge of pairing an RF analog circuit with the appropriate inductor-based embedded Switching Regulator (namely eSR, equivalent to on-board DC/DC) allowing to meet both the power efficiency requirements and the module performance level at the same time.

Thorough validation: the conundrum of Pulsed latch libraries turned practical as Spinner systems

Using pulsed latches instead of flip-flops is a solution that has been thoroughly studied for its advantages in speed, density, and power consumption reduction [1] [2]. Even so, this solution has not been widely adopted by standard cell library providers because of the difficulties related to timing verifications: pulse width integrity and hold time closure. There is also a lack of EDA tools natively supporting this feature. Dolphin Integration delivers standard cell libraries based on pulsed latches (SESAME uHD libraries) that can be used in standard design flows and fully compatible with the most common EDA tools.

A versatile Control Network of power domains in a low power SoC

Developing and verifying a control network in a low-power SoC is a challenging task, especially managing the different states of regulators and modes of power domains. This article first describes state-of-the-art approaches to addressing this issue, and then delves into the solution promoted by Dolphin Integration to go further, thanks to the easy and secure Maestro� solution to manage SoC power mode transitions.

Methodology to lower supply voltage of standard cell libraries

Standard cells libraries are usually designed to operate at a specific value of supply voltage referred to as “nominal voltage”. This article details the performance trade-offs in terms of power consumption and speed when decreasing power supply voltage, as well as a methodology to determine the lowest value to use.

Frequently asked questions about Register File IP cores

What is Single Port Register File compiler - Memory optimized for high density and high speed - compiler range up to 40 k?

Single Port Register File compiler - Memory optimized for high density and high speed - compiler range up to 40 k is a Register File IP core from Dolphin Semiconductor listed on Semi IP Hub.

How should engineers evaluate this Register File?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Register File IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP