Vendor:
PQShield
Category:
Post Quantum
Single instance HW Lattice PQC ultra accelerator
Single instance HW Lattice PQC ultra accelerator as an AXI subordinate PQPerform-Flare is a hardware-based FIPS 140-3 CAVP-certif…
Overview
Single instance HW Lattice PQC ultra accelerator as an AXI subordinate
PQPerform-Flare is a powerful hardware-based FIPS 140-3 CAVP-certified product, designed for high throughput and low latency PQC. It adds PQC for applications that typically handle a large number of transactions, such as high-capacity network hardware applications and secure key management HSMs.
Design Space
PQPerform-Flare adds PQC for applications that typically handle a large number of transactions, such as high-capacity network hardware applications and secure key management HSMs. Organized for TLS, as well as other use cases, PQPerform-Flare supports ML-DSA (FIPS 204) and ML-KEM (FIPS 203). PQPerform-Flare also supports AXI4 and is deployable in multiple instances (PQPerform-Inferno), making it a powerful solution for existing systems and infrastructure requirements.
Block Diagram
PQPerform-Flare block diagram
Benefits
- Pure hardware acceleration of ML-KEM/ML-DSA
- Foundational core configuration optimized for
direct hardware execution - Scalable configurations available as
PQPerform-Inferno - Suitable for ASIC or FPGA
Applications
- TLS acceleration
- Next generation firewall systems
- High-performance server
communication - High-capacity VPN
- Secure boot
- Migration from traditional cryptography to PQC
Specifications
Identity
Part Number
PQPerform-Flare
Vendor
PQShield
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
United Kingdom
Learn more about Post Quantum IP core
How to design secure SoCs Part IV: Runtime Integrity Protection
In previous articles, we gave an overview about secure SoC architectures (Part I), about the importance of key management (Part II) and secure boot (Part III) - the first line of defense. Part IV of the series focuses on runtime integrity protection, a paramount, ensuring the application remains secure even during active operation.
How to design secure SoCs Part IV: Runtime Integrity Protection
SoC designers are increasingly challenged to integrate robust security measures into their designs. Modern connected devices, such as automotive Electronic Control Units (ECUs), Internet of Things (IoT) nodes, and industrial control systems, face increasing susceptibility to cyberattacks. This escalating threat landscape underscores the critical importance of mandatory security requirements.
Nine Compelling Reasons Why Menta eFPGA Is Essential for Achieving True Crypto Agility in Your ASIC or SoC
Today’s world is already overly complicated to provide robust product security, with extremely motivated hackers creating novel threats exposing new vulnerabilities every day. But considering tomorrow’s world with the looming threat of quantum computing, expanding AI possibilities and rapidly evolving regional regulations and export control risk with severe financial penalties, this is a daunting challenge.
Providing protection against EMFI attacks
This Agile Analog blog post is focused on describing the dangers of Electromagnetic Fault Injection (EMFI) attacks and outlining the importance of EMFI sensors that are designed to provide protection.
Deploying StrongSwan on an Embedded FPGA Platform, IPsec/IKEv2 on Arty Z7 with PetaLinux and PQC
The objective of this article is to present and analyze a concrete IPsec/IKEv2 deployment on an FPGA-based embedded Linux system. Using an Arty Z7 FPGA platform with PetaLinux and StrongSwan, the focus is on system-level integration rather than protocol theory: how the IPsec stack is built and deployed, how classical and post-quantum key exchange are integrated without modifying standardized protocols, and what architectural trade-offs arise when moving cryptographic operations into programmable logic.
Frequently asked questions about Post-Quantum Cryptography IP cores
What is Single instance HW Lattice PQC ultra accelerator?
Single instance HW Lattice PQC ultra accelerator is a Post Quantum IP core from PQShield listed on Semi IP Hub.
How should engineers evaluate this Post Quantum?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Post Quantum IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.