Vendor: Cadence Design Systems, Inc. Category: Bluetooth

Simulation VIP for Bluetooth

Cadence Bluetooth Verification IP (VIP) is a part of the Cadence® wireless Verification IP portfolio.

Verification IP View all specifications

Overview

Cadence Bluetooth Verification IP (VIP) is a part of the Cadence® wireless Verification IP portfolio. The Bluetooth VIP is compliant with the latest protocol updates for the Bluetooth 5.0 specification and supports functional models for HCI, LE Controllers and PHY. UART, USB or custom interface can be used as the transport layer for HCI. Bluetooth VIP can be used for verifying controller, PHY and Host independently or any valid combination of these blocks. It is targeted to support both Intellectual Property (IP) and System-On-Chip (SOC) verification needs, helping engineers to reduce time to first test, accelerate verification closure, and ensures end-product quality. The Bluetooth VIP is compatible with the industry-standard Universal Verification Methodology (UVM) and runs on all the leading simulators. Unlike other "wired" protocols, Bluetooth is wireless and a wireless channel model is provided to simulate this medium.

Supported specifications: Bluetooth specification versions 4.2 and 5.0.

Key features

  • Advertiser
    • High Duty, Low Duty, Directed, Undirected, Connectable, Non-connectable Advertisement
  • Scanner/Initiator
    • Active/Passive Scanning
  • Control Procedures
    • Support all Control Procedures, like
    • Connection Update and PHY Update
  • LE Encryption
    • Counter with Cipher Block Chaining-Message Authentication Code (CCM) Mode
  • LL Privacy
    • Generation of Resolvable Private Address.
  • Host Controller Interface
    • LE HCI commands/events/data fully supported.
  • HCI Transport Layer
    • UART/USB/User-Defined protocol as a HCI transport layer
  • 2 Mbps LE
    • 2 Mbps/s packets transmission and reception capability
  • LE Long Range
    • Configurable Coded PHY for FEC (2-Block) with S=2/S=8
  • LE Advertising Extensions
    • Advertisement/Connection on Primary/Secondary Channels using EXT/AUX PDUs, Periodic Advertisement
  • LE Channel Selection Algorithm#2
    • Counter based Channel Selection Algorithm for Secondary Channels
  • PHY
    • Full functional PHY (1M/2M/Coded) verification
    • GFSK Modulation-Demodulation
    • Direct test mode MSCs
  • PHY Adaptor
    • Connects Txd with appropriate Rxd based on RF Channel  
    • Phy Adaptor supports multiple device connections to create scatter-net network
    • Mimics Collision scenarios

Block Diagram

Specifications

Identity

Part Number
Simulation VIP for Bluetooth
Vendor
Cadence Design Systems, Inc.
Type
Verification IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Bluetooth IP core

DDR5 MRDIMM Gen2: The Missing Link in Scaling AI Infrastructure

Cadence leads the market with its DDR5 MRDIMM 12.8 Gbps Gen2, TSMC N3P IP system solution, establishing a new benchmark for industry-leading PPA. Key industry leaders have already adopted this solution, which is now also available in the TSMC N2P and N5/N4P process nodes.

AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP

In this second blog of our ongoing series, we examine how Cadence, in close partnership with TSMC, helps teams accelerate AI silicon design at advanced process nodes. For customers, this translates into reduced design risk, faster convergence to tapeout‑quality results, and greater confidence at the leading edge of AI and HPC design.

Frequently asked questions about Bluetooth IP cores

What is Simulation VIP for Bluetooth?

Simulation VIP for Bluetooth is a Bluetooth IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this Bluetooth?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Bluetooth IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP