Cadence Wins Five 2026 TSMC OIP Partner of the Year Awards
Five awards. Five areas of collaboration. One shared focus: helping customers push the limits of what is possible in semiconductor design.
Vendor:
Cadence Design Systems, Inc.
Category:
Bluetooth
Simulation VIP for Bluetooth
Cadence Bluetooth Verification IP (VIP) is a part of the Cadence® wireless Verification IP portfolio.
Overview
Cadence Bluetooth Verification IP (VIP) is a part of the Cadence® wireless Verification IP portfolio. The Bluetooth VIP is compliant with the latest protocol updates for the Bluetooth 5.0 specification and supports functional models for HCI, LE Controllers and PHY. UART, USB or custom interface can be used as the transport layer for HCI. Bluetooth VIP can be used for verifying controller, PHY and Host independently or any valid combination of these blocks. It is targeted to support both Intellectual Property (IP) and System-On-Chip (SOC) verification needs, helping engineers to reduce time to first test, accelerate verification closure, and ensures end-product quality. The Bluetooth VIP is compatible with the industry-standard Universal Verification Methodology (UVM) and runs on all the leading simulators. Unlike other "wired" protocols, Bluetooth is wireless and a wireless channel model is provided to simulate this medium.
Supported specifications: Bluetooth specification versions 4.2 and 5.0.
Key features
- Advertiser
- High Duty, Low Duty, Directed, Undirected, Connectable, Non-connectable Advertisement
- Scanner/Initiator
- Active/Passive Scanning
- Control Procedures
- Support all Control Procedures, like
- Connection Update and PHY Update
- LE Encryption
- Counter with Cipher Block Chaining-Message Authentication Code (CCM) Mode
- LL Privacy
- Generation of Resolvable Private Address.
- Host Controller Interface
- LE HCI commands/events/data fully supported.
- HCI Transport Layer
- UART/USB/User-Defined protocol as a HCI transport layer
- 2 Mbps LE
- 2 Mbps/s packets transmission and reception capability
- LE Long Range
- Configurable Coded PHY for FEC (2-Block) with S=2/S=8
- LE Advertising Extensions
- Advertisement/Connection on Primary/Secondary Channels using EXT/AUX PDUs, Periodic Advertisement
- LE Channel Selection Algorithm#2
- Counter based Channel Selection Algorithm for Secondary Channels
- PHY
- Full functional PHY (1M/2M/Coded) verification
- GFSK Modulation-Demodulation
- Direct test mode MSCs
- PHY Adaptor
- Connects Txd with appropriate Rxd based on RF Channel
- Phy Adaptor supports multiple device connections to create scatter-net network
- Mimics Collision scenarios
Block Diagram
Simulation VIP for Bluetooth block diagram
Specifications
Identity
Part Number
Simulation VIP for Bluetooth
Vendor
Cadence Design Systems, Inc.
Type
Verification IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Bluetooth IP core
How Cadence DSPs Put In-Cabin AI Audio On-Chip in SemiDrive's X10
SemiDrive, an automotive semiconductor company building SoCs and MCUs for the software-defined vehicle, has licensed and integrated Cadence Tensilica HiFi 5s DSPs into its X10 next-generation AI cockpit SoC, where they form the audio and voice subsystem. X10 has secured production collaborations with several leading automakers.
Trusted Autonomy with Cadence Super Agents & NVIDIA Open Agent Safety Platform
Cadence AI Super Agents bring engineering trusted autonomy to semiconductor workflows, enabled by NVIDIA Open Agent Safety Platform.
Cadence Collaborates With TSMC to Deliver Certified Tool Solutions and Industry-Leading, Silicon-Proven UALink IP on TSMC Advanced Processes
Expanded partnership spans TSMC A14 certification, silicon-proven IP on TSMC N3P/N2P, wafer-scale 3D-IC for hundreds of chiplets, and agentic AI flows
Cadence Expands ChipStack AI Super Agent with a New Agent for RTL Generation and Early PPA Optimization
New AI agent leverages core EDA technologies to both create RTL from specifications and upgrade RTL with signoff‑grade quality and performance, validated in early trials with Honda
Cadence Tensilica IP Powers Analog Devices’ Next-Generation DSP Architecture
The joint effort brings Cadence’s highly optimized Tensilica DSP architecture into the next-generation ADSP product family from ADI, enabling richer audio experiences, enhanced voice interactions, and greater system intelligence for future automotive platforms.
Frequently asked questions about Bluetooth IP cores
What is Simulation VIP for Bluetooth?
Simulation VIP for Bluetooth is a Bluetooth IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.
How should engineers evaluate this Bluetooth?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Bluetooth IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.