Vendor: Secure-IC Category: Random Number Generator

Deterministic Random Bit Generator (DRBG)

The Deterministic Random Bit Generator is an essential silicon-proven digital IP core for all FPGA, ASIC and SoC designs that tar…

Contact Provider Request Datasheet

Overview

The Deterministic Random Bit Generator is an essential silicon-proven digital IP core for all FPGA, ASIC and SoC designs that targets cryptographically secured applications. It is a deterministic algorithm compliant with the NIST-800-90A Rev1. The IP Core successfully passed NIST-800-90A Rev1 test suites and it is compliant with the FIPS-140-2 validation.

Random number generation is critical for any secure device. Random numbers are used for key generation, key exchange, digital signature, encryption and more. Typical secure protocols like IPsec, MACsec, TLS/SSL or wireless use them during authentication/ key exchange and data streaming phases.

The Deterministic Random Bit Generator can be provided with the True Random Number Generator (TRNG) to have a full FIPS 140-2 compliant Random number Generator (NIST 800-90A/B/C). Convenient AMBA APB interface is used for both control and data transfer.

Software Support

Linux drivers are available to ease the integration in Linux OS. The Linux driver provides direct access to the true random number generator through “/dev/random”. Software driver for micro-controller application is also available to ease the control of the random generator.

Technology

The entropy source is completely digital without any specific technology-dependent implementation. It makes it easy to port it to any technology (all ASIC nodes, Intel and Xilinx FPGA families). The random generator has been used in many ASIC and FPGA designs. Products from our customers have also passed FIPS 140-2 validation.

Key features

  • NIST 800-90A/B/C compliant
  • Health test
  • AES-CTR based (CTR_DRBG)
  • FIPS 140-2 compliant
  • Ready for FIPS 140-3
  • Portable to FPGA and ASIC technology
  • AMBA APB interface
  • Pure digital

Block Diagram

SCZ_IP_DRBG block diagram

Benefits

  • Off-the-shelf, predictable and silicon-proven solution
  • Easy-to-Integrate
  • Logic footprint optimized to used functionalities
  • Portable to ASIC or FPGA technology
  • User-friendly Software API
  • Scalable

Applications

  • Defense
  • IPSec (VPN)
  • TLS/SSL
  • Automotive
  • IoT
  • Wearable devices
  • Embedded Security
  • HSM

What’s Included?

  • Netlist or RTL
  • Scripts for synthesis
  • Self-checking TestBench based on FIPS vectors
  • Documentation
    • Datasheet
    • Integration guide

Specifications

Identity

Part Number
SCZ_IP_DRBG
Vendor
Secure-IC
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Secure-IC
HQ: France
Contact Secure-IC

Learn more about Random Number Generator IP core

The Silent Guardian of AI Compute - PUFrt Unifies Hardware Security and Memory Repair to Build the Trust Foundation for AI Factories

At the scale of the Vera Rubin platform, yield, calibration, and security failures compound across tens of thousands of devices. A single unified hardware anchor at the silicon level is not optional, it is architectural necessity. A physical unclonable function-based hardware root-of-trust, PUFrt, jointly developed by eMemory and PUFsecurity, was designed precisely for this role: a fully integrated implementation of the Caliptra 2.0 open standard that simultaneously manages cross-die memory repair and hardware root of trust across the full platform.

A Comprehensive Post-Quantum Cryptography (PQC) Solution based on Physical Unclonable Function (PUF)

This article provides an in-depth analysis of the specific PPA challenges introduced by PQC and elucidates how PUF-PQC leverages its unique dualtrack strategy to deliver a robust and flexible Hardware Root of Trust (HRoT) across diverse application scenarios. Furthermore, it demonstrates the integration of Physical Unclonable Function (PUF) with a NIST SP 800-90B compliant True Random Number Generator (TRNG) to serve as critical components of PUFrt (Root of Trust), ensuring the security of post-quantum key generation starting from the entropy source.

X100 - Securing the System - RISC-V AI at the Edge

For years, SiFive has been delivering a range of security capabilities that are optimized for deployment throughout the system, tightly coupled to products from its broad portfolio of processors. Building on the prior blogs that centered on performance and effective coupling of accelerators, I wanted to focus this blog on security and its role in the growing popularity of the SiFive Intelligence X100 product family.

Frequently asked questions about Random Number Generator IP cores

What is Deterministic Random Bit Generator (DRBG)?

Deterministic Random Bit Generator (DRBG) is a Random Number Generator IP core from Secure-IC listed on Semi IP Hub.

How should engineers evaluate this Random Number Generator?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Random Number Generator IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP