Security coprocessor ties to PCI Express
Security coprocessor ties to PCI Express
Vendor:
CAST
Category:
Security Coprocessor
Secure Execution Processor
The Geon™ Secure Execution Processor is a low-power, 32-bit processor IP core with built-in protection of sensitive code and data.
Overview
The Geon™ Secure Execution Processor is a low-power, 32-bit processor IP core with built-in protection of sensitive code and data. It uses two or more cryptographically separated execution contexts for a high degree of security during code execution and for data storage and transfer to and from the processor.
Geon benefits from the extreme code density of the BA2xTM ISA, and employs advanced power management to further lower CPU and memory subsystem power consumption. It can be licensed without volume-based royalty fees.
Key features
- Built-in protection of code and data in a 32-bit compact, low-power, royalty-free, processor IP core.
- Secure Execution
- Protects sensitive code and data during execution, storage, and transfer to/from the processor
- Uses two or more cryptographically isolated secure execution contexts
- Agnostic to cryptographic primitives:
- uses lowest-overhead Keccak-based (SHA3) crypto engine by default;
- can alternatively support any cryptographic hash functions and symmetric cipher
- Low-Power Operation
- Extreme Code Density of the BA2x™ ISA minimizes instruction memory area and power consumption
- Advanced Power Management
- Dynamic clock gating and power shut-off of unused units
- Software- and hardware-controlled clock frequency
- Wake-up on tick timer or external interrupt
- Small silicon footprint: just 35K gates on 90nm
- Processing Efficiency
- The processor core can be clocked at over 800 MHz in 28nm and 16nm processes
- Optional Processor Units
- Programmable Vectored Interrupt Controller Unit
- Timer Unit
- Debug Unit:MDB and Trace port support
- ROM patching Unit
- Floating Point Unit
- Hardware Multiplier/Divider
- Easy Software Development
- Non-intrusive JTAG CPU and system debug/trace
- Complex chained watchpoint and breakpoint conditions
- BeyondStudio™ complete IDE for Windows or Linux (Eclipse)
- Ported libraries and operating systems
Block Diagram
GEON block diagram
Specifications
Identity
Part Number
GEON
Vendor
CAST
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Security Coprocessor IP core
Internal JTAG - A cutting-edge solution for embedded instrument testing in SoC: Part 1
This article is divided into two parts. The first part outlines the important features of the IJTAG use model, while the latter part describes a network interface, its architecture, and how it addresses the major challenges of the SoC test.
Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
This paper presents Crypto-RV, a RISC-V co-processor architecture that unifies support for SHA-256, SHA-512, SM3, SHA3-256, SHAKE-128, SHAKE-256 AES-128, HARAKA-256, and HARAKA-512 within a single 64-bit datapath.
Security in vehicular systems
With the advent of IoT and increasingly interconnected and autonomous nature of a vehicle’s control modules, there has been an exponential increase in V2V, V2X and inter vehicular communications. This in turn increases the attack surface for hackers which demands state-of-art security features in modern automotive microcontrollers, moreover safety and security go hand in hand.
A Comprehensive Post-Quantum Cryptography (PQC) Solution based on Physical Unclonable Function (PUF)
This article provides an in-depth analysis of the specific PPA challenges introduced by PQC and elucidates how PUF-PQC leverages its unique dualtrack strategy to deliver a robust and flexible Hardware Root of Trust (HRoT) across diverse application scenarios. Furthermore, it demonstrates the integration of Physical Unclonable Function (PUF) with a NIST SP 800-90B compliant True Random Number Generator (TRNG) to serve as critical components of PUFrt (Root of Trust), ensuring the security of post-quantum key generation starting from the entropy source.
The Fundamentals of a SHA-256 Master/Slave Authentication System
For more than 10 years, SHA-1 authentication has been used to effectively protect intellectual property from counterfeiting and illegal copying. As computer technology advances, customers are asking for an even higher level of security.
Frequently asked questions about Security Coprocessor IP cores
What is Secure Execution Processor?
Secure Execution Processor is a Security Coprocessor IP core from CAST listed on Semi IP Hub.
How should engineers evaluate this Security Coprocessor?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Security Coprocessor IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.