Security coprocessor ties to PCI Express
Security coprocessor ties to PCI Express
Vendor:
FortifyIQ, Inc.
Category:
Security Coprocessor
Crypto Box Toolset Secure Accelerator
High-Performance Hybrid Crypto Box IP Core for Quantum-Ready Secure Systems FortifyIQ’s High-Performance Hybrid Crypto Box IP cor…
Overview
High-Performance Hybrid Crypto Box IP Core for Quantum-Ready Secure Systems
FortifyIQ’s High-Performance Hybrid Crypto Box IP core delivers maximum cryptographic throughput by combining classical asymmetric (RSA, ECC), symmetric (AES), and hashing (SHA-2/HMAC) engines with a dedicated post-quantum accelerator supporting ML-KEM (Kyber) and ML-DSA (Dilithium). Designed for performance-critical systems without tight area or power limitations, this IP enables ultra-fast key exchange, digital signatures, and secure data processing. All cryptographic engines are hardened against side-channel and fault injection attacks, including algorithmic RTL-level protections for AES and SHA. With native support for hybrid protocols, secure boot, and firmware authentication, this Crypto Box is ideal for high-assurance platforms that require long-term, quantum-safe security at scale.
External Dependencies
- Requires an external cryptographically secure random number generator (CSPRNG)
Key features
- Full Elliptic Curve Support
- RSA-2048, RSA-3072, RSA-4096
- ML-KEM (Kyber) and ML-DSA (Dilithium)
- AES-128, AES-192, AES-256
- Efficient Performance
- SCA/FIA Protections
- Patented High-Performance Modulo Multiplication
- Flexible Interfaces
- RAM/ROM Firmware Support
- Security Certification Readiness
Applications
- Data Centers
- Secure Networking Equipment
- Secure Communications
- High-end Edge Computing
- Automotive ECUs
- Defense, Aerospace, and Military-grade Embedded Systems
- Embedded and Industrial Control
- IoT Devices
- Payment Systems
- Authentication Tokens
What’s Included?
- SystemVerilog source code or netlist
- Testbench, input vectors, and expected results
- Sample timing constraints, synthesis, and simulation scripts
- Hardware Abstraction Layer (HAL) reference implementation
- Integration, configuration, and usage manuals
- Firmware code
- Software library
- Security documentation
Specifications
Identity
Part Number
FIQ-BOX04F
Vendor
FortifyIQ, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Security Coprocessor IP core
Internal JTAG - A cutting-edge solution for embedded instrument testing in SoC: Part 1
This article is divided into two parts. The first part outlines the important features of the IJTAG use model, while the latter part describes a network interface, its architecture, and how it addresses the major challenges of the SoC test.
Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
This paper presents Crypto-RV, a RISC-V co-processor architecture that unifies support for SHA-256, SHA-512, SM3, SHA3-256, SHAKE-128, SHAKE-256 AES-128, HARAKA-256, and HARAKA-512 within a single 64-bit datapath.
Security in vehicular systems
With the advent of IoT and increasingly interconnected and autonomous nature of a vehicle’s control modules, there has been an exponential increase in V2V, V2X and inter vehicular communications. This in turn increases the attack surface for hackers which demands state-of-art security features in modern automotive microcontrollers, moreover safety and security go hand in hand.
A Comprehensive Post-Quantum Cryptography (PQC) Solution based on Physical Unclonable Function (PUF)
This article provides an in-depth analysis of the specific PPA challenges introduced by PQC and elucidates how PUF-PQC leverages its unique dualtrack strategy to deliver a robust and flexible Hardware Root of Trust (HRoT) across diverse application scenarios. Furthermore, it demonstrates the integration of Physical Unclonable Function (PUF) with a NIST SP 800-90B compliant True Random Number Generator (TRNG) to serve as critical components of PUFrt (Root of Trust), ensuring the security of post-quantum key generation starting from the entropy source.
The Fundamentals of a SHA-256 Master/Slave Authentication System
For more than 10 years, SHA-1 authentication has been used to effectively protect intellectual property from counterfeiting and illegal copying. As computer technology advances, customers are asking for an even higher level of security.
Frequently asked questions about Security Coprocessor IP cores
What is Crypto Box Toolset Secure Accelerator?
Crypto Box Toolset Secure Accelerator is a Security Coprocessor IP core from FortifyIQ, Inc. listed on Semi IP Hub.
How should engineers evaluate this Security Coprocessor?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Security Coprocessor IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.