Vendor:
Altera
Category:
DDR
RLDRAM II Controller Intel® FPGA IP
Overview
Key features
- Support for industry-standard RLDRAM II components
- Common I/O (CIO) and separate I/O (SIO) device support
- Flexible and robust design
- Non-multiplexed addressing
- Datapath generation
- Data strobe signal (DQS) and non-DQS capture modes
- Intellectual property (IP) functional simulation models for use in Intel FPGA-supported VHDL and Verilog HDL simulators
- Easy-to-use IP Toolbench interface and automatic constraint generation
- This IP is included in the IP Base Suite which is bundled with Intel® Quartus® Prime Standard and Pro Edition Software.
Specifications
Identity
Part Number
RLDRAM II Controller Intel® FPGA IP
Vendor
Altera
Type
Silicon IP
Controller / PHY
Controller
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about DDR IP core
5 Wirebond Power Bus Watch Out!
Wirebond package,lower cost package with lesser IO density always impose challenge for FPGA designer to meet the required power parameteric budget.This paper will share 5 watch outs on wirebond chip power bus planning.
Implementing custom DDR and DDR2 SDRAM external memory interfaces in FPGAs (part 1)
This is a two-part article that focuses on the design guidelines and describes how to implement DDR or DDR2 external memory interfaces (EMIFs) using FPGAs via ALTDLL and ALTDQ_DQS megafunctions.
Building high-speed FPGA memory interfaces
This article examines the architecture behind the I/O blocks in high-end FPGAs and how these FPGAs are able to achieve 533 MHz or 1067 Mbps data rates. It also examines the tools that are used to build a memory interface, and provide a brief overview of the timing budget.
Improving ASIC Design Verification using FPGAs and Structured ASICs
Prototyping an ASIC or SoC design using field programmable gate arrays (FPGAs) can relieve the time bottleneck and remove the high caliber compute resources required to verify the functionality of medium-to-large sized designs. A single FPGA prototype, for example, can serve to verify hardware, firmware, and application software design functionality before first silicon is received in-house.
How to implement high-speed 667 Mbps DDR2 interfaces with FPGAs
To achieve a robust high data rate, such as 667 Mbps in a DDR2 system, a dynamic auto-calibration PHY IP core significantly simplifies the memory interface design
Frequently asked questions about DDR Interface IP
What is RLDRAM II Controller Intel® FPGA IP?
RLDRAM II Controller Intel® FPGA IP is a DDR IP core from Altera listed on Semi IP Hub.
How should engineers evaluate this DDR?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DDR IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.