Preemption Verification IP
The Preemption Verification IP provides an effective & efficient way to verify the components interfacing with Preemption interfa…
Overview
The Preemption Verification IP provides an effective & efficient way to verify the components interfacing with Preemption interface of an IP or SoC. The Preemption VIP is fully compliant with IEEE 802.3-2018 CL-99 specification. This VIP is lightweight with an easy plug -and- play interface so that there is no hit on the design cycle time.
Key features
- Provides Ethernet fully compliant to 802.3-2018 supporting all media independent interfaces for (1/10/25/40/50/100/200/400/800 G)
- Provides Preemption as per IEEE 802.3-2018 CL99 specification
- Supports attachment of eMAC and pMAC with the aid of respective PLS interface
- Supports priority-based traffic split into eMAC and pMAC
- StartUp verify-respond operation is supported with user option to disable
- Retry of verify-respond operation is supported up until verify Limit
- Supports min IPG while Preemption is happening
- Capable of mCRC calculation
- Supports packet deferring in case of carrier indication signal with pass through to eMAC and pMAC
- Supports Preemptable packet reassembly when received in fragments
- Supports integrity check of fragments at MAC merge level
- Supports priority of each packet control at sequence/test level
- Supports clock data recovery(CDR).
- Supports test pattern generation and checking.
- Supports Management data Input/output registers.
- Supports full-duplex operation.
- Callback support in all Layers to provide user control.
- Rich set of configuration and parameters.
- Supports Dynamic as well as Static Error Injection scenarios.
- Built-in Coverage analysis.
- Graphical analyzer to show transactions for easy debugging
Block Diagram
Benefits
- Available in native System Verilog (UVM/OVM/ VMM) and Verilog
- Unique development methodology to ensure the highest levels of quality
- Availability of Compliance & Regression Test Suites
- 24X5 customer support
- Unique and customizable licensing models
- Exhaustive set of assertions and coverage points with connectivity examples for all the components
- Consistency of interface, installation, operation, and documentation across all our VIPs
- Provide complete solutions and easy integration in IP and SoC environment
What’s Included?
- Deliverables MAC Merge(Preemption) BFM's for
- MAC Merge layer
- MAC Control layer
- MAC layer
- Mac monitors and scoreboard
- Test environment and Test Suite-
- Basic and Directed Protocol Tests
- Random Tests
- Error Scenario Tests
- Assertions & Cover Point Tests
- User Test Suite
- Integration Guide, User Manual, and Release Note
- GUI analyzer to view simulation packet Flow
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Ethernet IP core
PCIe error logging and handling on a typical SoC
Scale-Up Ethernet Ecosystem Ramps Up: Cadence ESUN Controller IP Available
Why 10BASE-T1S Automotive Ethernet SoC Verification Needs More Than Simulation?
Enabling the Next Generation of AI Infrastructure with Ethernet for Scale-Up Networking (ESUN)
Ethernet Auto-Negotiation: Enabling Seamless Link Optimization
Frequently asked questions about Ethernet IP cores
What is Preemption Verification IP?
Preemption Verification IP is a Ethernet IP core from Truechip Solutions listed on Semi IP Hub.
How should engineers evaluate this Ethernet?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.