Vendor: Canova Tech Srl Category: Single-Protocol PHY

OPEN Alliance TC6 10BASE-T1S MACPHY Interface

The CT25209 Digital IP core implements the MACPHY SPI protocol defined by the “OPEN Alliance TC6 Serial 10BASE-T1x MACPHY Interfa…

Contact Provider Request Datasheet

Overview

The CT25209 Digital IP core implements the MACPHY SPI protocol defined by the “OPEN Alliance TC6 Serial 10BASE-T1x MACPHY Interface specifications”.

The top-level block exposes an industry-standard, slave Serial Peripheral Interface (SPI) towards an host controller such as a microprocessor or an Ethernet switch. On the other end, the CT25209 features a proprietary FIFO-like MAC Client interface (TX/RX) which can be easily adapted to many existing Ethernet MAC IPs or connected directly to the CT25208 10/100 Mbps Ethernet MAC IP.

The RTL code is written in plain Verilog 2005 HDL, and it is fully synthesizable on standard cells and FPGA systems. The CT25209 can be used in conjunction to the CT25203, the CT25205 and the CT25208 to implement a complete OPEN Alliance TC6 MACPHY.

Key features

  • Compliant to the OPEN Alliance TC6 Serial 10BASE-T1x MACPHY Interface specifications
  • Support for 8, 16, 32 and 64 bytes chunks
  • Support for both Store & Forward and Cut-Through operating mode
  • Protected and Unprotected control transactions
  • Transmit FCS verification

Block Diagram

CT25209 block diagram

Applications

  • Automotive Networks
  • Industrial Networks

Specifications

Identity

Part Number
CT25209
Vendor
Canova Tech Srl
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Canova Tech Srl
HQ: Italy
Contact Canova Tech Srl

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is OPEN Alliance TC6 10BASE-T1S MACPHY Interface?

OPEN Alliance TC6 10BASE-T1S MACPHY Interface is a Single-Protocol PHY IP core from Canova Tech Srl listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP