Altera Adds Post-Quantum Security to Agilex 3 and Agilex 5 FPGAs
PQC-enabled Secure Boot and Secure Device Manager Help Protect IP, Strengthen System Security, and Support Long-life Designs
Vendor:
Altera
Category:
Cellular
O-RAN Intel® FPGA IP
The Extensible Radio Access Network (O-RAN WG4 Fronthaul Interface) defines a fronthaul interface between a lower-layer split dis…
Overview
The Extensible Radio Access Network (O-RAN WG4 Fronthaul Interface) defines a fronthaul interface between a lower-layer split distributed unit (DU) and remote unit (RU) in an Evolved Universal Terrestrial Access Network (E-UTRAN) and Next-Generation Radio Access Network (NG-RAN) system with a lower layer functional split-7-2x based architecture. The O-RAN IP implements control and user plane protocol specified in O-RAN-FH.CUS.0-v03.00.
Key features
- Support for CAT-A RU (up to 8 spatial streams)
- Support for CAT-B RU (precoding in RU)
- Support for section extensions from 1 to 11
- Bandwidth saving:
- Programmable static bit-width fixed-point IQ
- Real-time variable bit-width
- Compressed IQ
- Block floating-point compression
- μ-law compression
- Variable bit-width per channel (per data section)
- Static configuration of U-plane IQ format and compression header
- Transmission blanking energy savings
- Preconfigured transport delay method CU–RU timing
- Section type 0, type 1, and type 3
Block Diagram
O-RAN Intel® FPGA IP block diagram
Specifications
Identity
Part Number
O-RAN Intel® FPGA IP
Vendor
Altera
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Cellular IP core
Altera Expands DDR5 Memory Support Across Agilex FPGA Portfolio
Broad DDR5, LPDDR5 and LPDDR5X-compatible memory support gives developers more bandwidth, greater flexibility and improved supply resilience
Altera Introduces Next-Generation Agilex 9 Direct RF-Series SoC FPGA to Power the Future of High-Performance RF Systems
New solution addresses growing demands for bandwidth, flexibility, and real-time processing across aerospace, defense, and advanced communications systems
Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
FPGA AI Suite Delivers a New Spatial Architecture that Maps AI Algorithms Directly onto Agilex® Silicon
Altera and Arm Collaborate to Deliver Efficient, Programmable Solutions for AI Data Centers
Altera’s established FPGA footprint in data center infrastructure combines with the Arm AGI CPU to enable scalable, high-performance AI data center platforms
Altera Advances FPGA-Based Physical AI for Robotics and Edge Applications
Altera Agilex FPGAs power real-time, deterministic physical AI for robotics, industrial vision, and edge applications. The adaptable platforms integrate AI acceleration and control to deliver scalable, low-power performance for safety-critical systems.
Frequently asked questions about cellular IP cores
What is O-RAN Intel® FPGA IP?
O-RAN Intel® FPGA IP is a Cellular IP core from Altera listed on Semi IP Hub.
How should engineers evaluate this Cellular?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Cellular IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.