Designing remote radio heads (RRHs) on high-performance FPGAs
Current and future generations of wireless cellular systems feature heavy use of Remote Radio Heads (RRHs) in the base stations. This article discusses using FPGAs to implement RRHs.
Vendor:
Altera
Category:
Cellular
O-RAN Intel® FPGA IP
The Extensible Radio Access Network (O-RAN WG4 Fronthaul Interface) defines a fronthaul interface between a lower-layer split dis…
Overview
The Extensible Radio Access Network (O-RAN WG4 Fronthaul Interface) defines a fronthaul interface between a lower-layer split distributed unit (DU) and remote unit (RU) in an Evolved Universal Terrestrial Access Network (E-UTRAN) and Next-Generation Radio Access Network (NG-RAN) system with a lower layer functional split-7-2x based architecture. The O-RAN IP implements control and user plane protocol specified in O-RAN-FH.CUS.0-v03.00.
Key features
- Support for CAT-A RU (up to 8 spatial streams)
- Support for CAT-B RU (precoding in RU)
- Support for section extensions from 1 to 11
- Bandwidth saving:
- Programmable static bit-width fixed-point IQ
- Real-time variable bit-width
- Compressed IQ
- Block floating-point compression
- μ-law compression
- Variable bit-width per channel (per data section)
- Static configuration of U-plane IQ format and compression header
- Transmission blanking energy savings
- Preconfigured transport delay method CU–RU timing
- Section type 0, type 1, and type 3
Block Diagram
O-RAN Intel® FPGA IP block diagram
Specifications
Identity
Part Number
O-RAN Intel® FPGA IP
Vendor
Altera
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Cellular IP core
Improving ASIC Design Verification using FPGAs and Structured ASICs
Prototyping an ASIC or SoC design using field programmable gate arrays (FPGAs) can relieve the time bottleneck and remove the high caliber compute resources required to verify the functionality of medium-to-large sized designs. A single FPGA prototype, for example, can serve to verify hardware, firmware, and application software design functionality before first silicon is received in-house.
Cellular IoT and LPWAN - addressing the industry FUD
Chet Babla, ARM
CEVA-X1 DSP Core Targets Cellular IoT Opportunities
Video Messaging for ARM7-based Cellular Chipsets.
By Hantro
CEVA's XC12 DSP Core Targets Multi-Gbit Cellular, Wi-Fi Opportunities
Frequently asked questions about cellular IP cores
What is O-RAN Intel® FPGA IP?
O-RAN Intel® FPGA IP is a Cellular IP core from Altera listed on Semi IP Hub.
How should engineers evaluate this Cellular?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Cellular IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.