NVMe 2.3 Verification IP
The NVMe 2.3 VIP is fully compliant with the latest NVMe specifications.
Overview
Truechip's NVMe 2.3 Verification IP provides an effective & efficient way to verify the components interfacing with PCIe/AXI interface of an IP or SoC. Truechip's NVMe 2.3 VIP is fully compliant with the latest NVMe specifications. This VIP is lightweight with an easy plug-and-play interface so that there is no hit on the design cycle time.
Key features
- Compliant with the NVMe 2.3, 2.2, 2, 1.4, 1.3, 1.2 specifications.
- Compliant with PCI Express Specifications 7.0 (128GT/S), 6.4 (64GT/s), 5.0 v1.0(32GT/s), 4.0 v1.0 (16GT/s), 3.0 (8GT/s), 2.0 (5GT/s) and 1.1 (2.5GT/s).
- Compliant with PIPE Specification 7.0, 6.2, 5.1, 4.4.1.
- NVMe on top of Low Power, AXI, PCIe Gen7/6/5/4/3 management
- Fully categorized test plan for all kinds of NVMe commands.
- Supports fused operation.
- Supports the on-the-fly queue creation and deletion.
- Support for NVMe subsystem Reset.
- Support for PRP and SGL for data transfer.
- Support for queue priority.
- NVMe Specification Version Reporting
- Supports all mandatory commands.
- Configurable number of outstanding Abort and Asynchronous commands.
- Supports multiple Namespaces.
- Support for Namespace Attachment, Namespace Management and Format NVM commands.
- Configurable number of IO completion and submission queues with configurable number of queue size.
- Support for MSI, MSIx and PIN based interrupt mechanisms.
- Support for Verify command.
- Truechip proprietary Address mapping for SSD address mapping.
- Both AXI bus and Truechip proprietary bus for transferring data to SSD are supported.
- Support for Host Memory Buffer feature with configurable host memory size and number of hosts.
- All Directive commands with both Identify and Stream Directive types are supported with a configurable number of stream resources.
- Support for Sanitize command with all three supported sanitize methods.
- Support for Sanitize Per Namespace, enabling sanitize operations on individual namespaces instead of the entire NVM subsystem.
- Support for Telemetry.
- Support for NVM sets, PMR regions and Read recovery levels.
- APB Support to configure DUT registers.
- Support for Virtualization with configurable number of controllers on virtual function.
- Support for Metadata Handling.
- End-to-end data protection (T10 DIF and DIX compatible).
- Security sends and receives command support.
- Firmware update and activation.
- Support for Autonomous power management.
- Robust error reporting.
- Interrupt coalescing configuration control.
- Capability discovery and configuration.
- Up to 64K I/O queues each with up to 64K entries.
- Fixed-size 64B submission commands and 16B completions enable fast and efficient command decode and execution.
- Supports advanced System Verilog features like constrained random testing.
- Supports dynamically configurable modes
- Support for NVME MI 1.0 specification version
- Complaint with UNH-IOL NVMe Conformance v13.0
- Support for Configurable Device Personality, allowing a host to switch NVM subsystem configurations without a separate SKU.
- Support for Power Limit Config, allowing the host to constrain the controller to lower-power operational states.
- Support for Self-Reported Drive Power, including interval power measurement, energy consumption, and threshold-based reporting.
- Support for Read into Read-Only PMR, clarifying controller behaviour for internal PMR write access.
- Support for Rapid Path Failure Recovery, including Cross-Controller Reset and Lost Host Communication reporting on message-based transport
Block Diagram
Benefits
- Available in native System Verilog (UVM/OVM/ VMM) and Verilog
- Unique development methodology to ensure the highest levels of quality
- Availability of Compliance & Regression Test Suites
- 24X5 customer support
- Unique and customizable licensing models
- Exhaustive set of assertions and coverage points with a connectivity example for all the components
- Consistency of interface, installation, operation, and documentation across all our VIPs
- Provide a complete solution and easy integration in IP and SoC environments
What’s Included?
- NVM EXPRESS Host/ NVMe Controller
- NVM EXPRESS Monitor and Scoreboard
- Test Environment & Test Suite:
- Basic and Directed Protocol Tests
- Random Tests
- Error Scenario Tests
- Assertions & Cover Point Tests
- Compliance Tests
- Documents:
- Integration Guide
- User Manual
- Quick Start Guide, Release Notes
- FAQs
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about NVMe Controller IP core
NVMe powers SSDs in the enterprise
Controller Memory Buffer (CMB): NVMe 2.0’s On-Controller Memory Feature
NVMe Emerges as Memory Independent
NVMe 2.0 Explained: What’s New and Why It Matters
NVMe host IP for computing accelerator
Frequently asked questions about NVMe Controller IP cores
What is NVMe 2.3 Verification IP?
NVMe 2.3 Verification IP is a NVMe Controller IP core from Truechip Solutions listed on Semi IP Hub.
How should engineers evaluate this NVMe Controller?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this NVMe Controller IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.