Vendor: Brite Semiconductor Category: Video Processing

Multi-Rate Serdes IP Solution

YouPHY-Serdes provides 2.5-32Gbps multi-rate SERDES IP which is designed for smooth integration of Multiple SERDES lanes demonstr…

Overview

YouPHY-Serdes provides 2.5-32Gbps multi-rate SERDES IP which is designed for smooth integration of Multiple SERDES lanes demonstrate good performance class performance, area and power. The programmable PHY supports major standards such as PCIe Gen 4.0/3.0/2.0/1.0, USB 3.1/3.0, XAUI, SATA Gen 3.0/2.0/1.0, CEI-11G-LR, 10GBase-KX4, JESD204B, SGMII/QSGMII, RAPID I/O, HSSTP (Trace Port), V-By-One, DisplayPort and HMC.

Key features

  • Metal stack 1P9M and above
  • Constant latency of 1.5-word clocks
  • Maximum 35db Insertion loss support
  • Flexible macro configurations
  • Maximum x8 support with a single CMU
  • Self-adaption of all major calibration and adaptive processes supported for robust performance
  • Software control and override of all auto-adaption processes supported
  • Support for both common reference clock and Separate Reference Clock without SSC (SRNS)
  • SSC supported
  • Max. of +/-300ppm frequency offset for separate reference clock mode
  • On-die Eye Monitor for RX performance and TX-to-RX loopback performance
  • DIR mode for link EQ training supported (PIPE)

Block Diagram

YouSerdes block diagram

Benefits

  • Single SERDES Design that meets wide range of Standards, Protocols and Speeds.
  • Any combination is possible, e.g. USB3.1, PCIe Gen-4 and SATA Gen3 in a single Combo SERDES.
  • Internal Low Jitter PLL support the various standards clocking requirements- no need for additional components.
  • Flexible Design- Tile Based Design that enable customer to select any number of Tx and Rx Lanes.
  • One Time Effort in design, integration, verification and silicon validation.
  • Save Chip area as it there is no need to duplicate logic when few standards are required.

What’s Included?

  • Datasheet
  • User's Manual
  • Package/PCB guideline
  • SDK （standard design kit） including verilog model, .lib/.db file, .lef file

Specifications

Identity

Part Number
YouSerdes
Vendor
Brite Semiconductor
Type
Silicon IP

Provider

Learn more about Video Processing IP core

Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications

The 12-bit, 125Msps SAR ADC IPs deliver an ENOB ≥ 10.5 bit, SFDR ≥ 82.5 dB, and THD≤ ‑77.2 dB. Featuring a differential input design with high common-mode rejection ratio (CMRR), the IPs achieve an excellent anti‑interference performance, enabling precise capture of high-speed communication signals and reduced system bit error rates to meet signal acquisition requirements of communication transceivers.

Brite Semiconductor Releases PCIe 4.0 PHY IP

The PHY IP complies with PCIe 4.0 specifications, supports PIPE 4.4.1/5.2 interface and data transmission rates ranging from 2.5Gbps to 16Gbps, fully covering PCIe Gen4.0/3.0/2.0/1.0 standards, and is compatible with other protocols, such as Rapid IO, JESD204B/C, USB3.2/3.1/3.0, and 10GBASE-R/KR‌.

Brite Semiconductor Releases TCAM IP based on 28HKC+ Process

This IP has the features of high frequency and low power consumption. With the increasing demand for efficient lookup in network devices, such as fast processing of routing tables and Access Control Lists (ACLs), this IP will be widely adopted in chips for high-end switches, routers, etc.

Brite Semiconductor Releases DDR3/4, LPDDR3/4 Combo IP

Brite Semiconductor today announced the launch of DDR3/4, LPDDR3/4 Combo IP. Developed on 28HKD 0.9V/2.5V platform, this IP has extensive protocol compatibility, supporting DDR3, DDR3L, DDR4 and LPDDR3, LPDDR4 protocols. It achieves data transfer rates up to 2667Mbps and supports multiple data width configurations, including X16, X32, and X64.

Brite Semiconductor Provides MIPI IP Total Solution

Brite Semiconductor today announced providing MIPI IP total solution for custom ASIC/SoC design service. This solution consists of a series of MIPI controller and PHY. It will help the System Manufacturer and IC companies to design high quality ASIC/SoC products while speeding up time to market.

Frequently asked questions about Video Processing IP

What is Multi-Rate Serdes IP Solution?

Multi-Rate Serdes IP Solution is a Video Processing IP core from Brite Semiconductor listed on Semi IP Hub.

How should engineers evaluate this Video Processing?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Processing IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP