Arasan to demonstrate the industry's first MIPI SWI3S™ IP at the MIPI Member meet in Taipei
Arasan provides a Total SWI3S™ IP Solution including the SWI3S™ PHY which will be available on multiple foundry nodes 22nm and below.
Vendor:
Arasan Chip Systems Inc.
Category:
MIPI
MIPI DSI-2 Receiver IP Controller Core
The MIPI Display Serial Interface (DSI-2) Receiver (display panel interface) Controller IP provides a high-speed serial interface…
Overview
The MIPI Display Serial Interface (DSI-2) Receiver (display panel interface) Controller IP provides a high-speed serial interface between an application processor and display modules using either MIPI C-PHY v1.1 or MIPI D-PHY v1.2 and v2.0.
Key features
Compliant with the following MIPI specifications
- Display Serial Interface (DSI-2) version 1.0
- Display Pixel Interface (DPI-2) version 2.00
- Display Bus Interface (DBI) version 2.00
- Display Command Set (DCS) version 1.3
- D-PHY version 1.2
- D-PHY 2.0 and CPHY 1.1 (Combo PHY)
Block Diagram
MIPI DSI-2 Receiver IP Controller Core block diagram
Benefits
- Fully compliant to MIPI standard
- Small footprint
- Code validated with Spyglass
- Functionality ensured with comprehensive verification
- Product quality proven with silicon
- Premier direct support from Arasan IP core designers
What’s Included?
- Verilog HDL of the IP Core
- Synthesis scripts
- Verification environment
- User guides for design and verification
Specifications
Identity
Part Number
MIPI DSI-2 Receiver IP Controller Core
Vendor
Arasan Chip Systems Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about MIPI IP core
Arasan furthers MIPI I3C® compliance with its participation at the I3C® interop in Taipei
Arasan will test its I3C® Host IP, I3C® Dual Mode IP (supports I3C® Host & Device) and I3C® Device IP with other I3C® interop participants. Arasan will also test its licensable proprietory I3C® software stack.
Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP
As embedded systems continue to demand higher bandwidth, lower latency, and greater memory efficiency, designers are increasingly turning to advanced external memory interfaces to overcome traditional bottlenecks.
Arasan 16-bit xSPI/PSRAM Controller and PHY: Enabling High-Performance Embedded Memory Systems
As modern embedded systems continue to evolve toward AI-driven processing, advanced graphics, automotive intelligence, and high-speed edge computing, the demand for faster and more efficient external memory interfaces is rapidly increasing. Traditional SPI-based memory solutions are often unable to provide the bandwidth and low latency required by next-generation SoCs.
Arasan Chip Systems Announces Industry's First Sureboot™ Total 16-bit xSPI + PSRAM IP Solution
Arasan Chip Systems Announces Industry's First Sureboot™ Total 16-bit xSPI + PSRAM IP Solution including support for AP Memory's Xccela™ PSRAM and the latest LVpSRAM™
UFS 5.0: Enabling Next-Generation Storage with Arasan IP
UFS 5.0 represents the next leap in Universal Flash Storage, delivering unmatched bandwidth and efficiency. To help SoC designers quickly adopt this advanced standard, Arasan Chip Systems provides a comprehensive, silicon-proven UFS IP solution that accelerates design cycles and ensures seamless integration.
Frequently asked questions about MIPI IP cores
What is MIPI DSI-2 Receiver IP Controller Core?
MIPI DSI-2 Receiver IP Controller Core is a MIPI IP core from Arasan Chip Systems Inc. listed on Semi IP Hub.
How should engineers evaluate this MIPI?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.