MIPI DSI-2 Controller Core
The MIPI DSI-2 controller core is optimized for high performance, low power and small size.
Overview
The MIPI DSI-2 controller core is optimized for high performance, low power and small size. The core is fully compliant with the DSI-2 standard and implements all three layers defined therein: Pixel to Byte Packing, Low Level Protocol, and Lane Management.
Key features
- Fully MIPI DSI-2/DSI standard compliant
- 64 and 32-bit core widths
- Host (Tx) and Peripheral (Rx) versions
- Supports 1-4, 9.0+ Gbps D-PHY data lanes
- Supports 1-4, 6.0+ Gsym/s C-PHY lane (trio)
- Supports all data types
- Easy-to-use native interface
- Delivered fully integrated and verified with target MIPI PHY
Block Diagram
What’s Included?
- Core (Netlist or Source Code)
- Testbench (Source Code)
- Complete Documentation
- Expert Technical Support & Maintenance Updates
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about MIPI IP core
Accelerating MIPI CSI-2 Adoption in Automotive
VESA Video Compression on MIPI DSI-2 Enables Next-Generation Display Applications
Driving ADAS Applications with MIPI CSI-2
Integrated MIPI Display IP Solution Delivers Performance for New Use Cases
Rambus Offers MIPI Controller Support for Xilinx LogiCORE D-PHY with 2.5 Gbps/Lane
Frequently asked questions about MIPI IP cores
What is MIPI DSI-2 Controller Core?
MIPI DSI-2 Controller Core is a MIPI IP core from Rambus, Inc. listed on Semi IP Hub.
How should engineers evaluate this MIPI?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.