Vendor: Veriest Solutions Ltd. Category: MIPI

MIPI CSI2 v1.3 Transmit Controller

The Veriest Solutions MIPI CSI-2 v1.3 Transmit Controller facilitates transmission over a standard high-speed unidirectional seri…

Contact Provider Request Datasheet

Overview

The Veriest Solutions MIPI CSI-2 v1.3 Transmit Controller facilitates transmission over a standard high-speed unidirectional serial interface between CSI-2 Transmitter and Receiver. The receiver is typically a host image processor. The transmitter is typically part of a camera device supplying image data.

CSI2 Tx v1.3 Transmitter supports two High-Speed serial interface options, D-PHY and C-PHY option. Depending on the chosen serial interface option, C-PHY 1.0 or D-PHY 1.2 is the physical layer block to which the MIPI CSI-2 Transmit controller interfaces for transmission.

CSI2 Tx converts received data into byte stream that follows the generic CSI2 protocol mapping rule. This IP calculates and appends an ECC or CRC value to packet header depending on the choice of the physical layer. For the payload of a long packet CSI2 Tx calculates its CRC value and appends to the packet as a footer and inserts packet Filler bytes after the Packet Footer, if needed. The packet is buffered in a FIFO and synchronized to the High-Speed Transmit clock domain and distributed to one or more data lanes depending on the lane distribution scheme set by the camera sensor. Packets are sent over D-PHY’s or C-PHY’s PPI interface depending on the PHY technology (D-PHY or C-PHY).

Key features

  • Compliant with the following MIPI specifications
    • Camera Serial Interface (CSI-2) version 1.3
    • D-PHY version 1.2
    • C-PHY version 1.0
    • CSI-2 interface on device facing side supports
    • Connectivity to D-PHY through PHY Protocol Interface (PPI) Interface
    • Connectivity to C-PHY through PHY Protocol Interface (PPI) Interface
    • Configurable up to 8 data lanes for D-PHY option
    • Configurable up to 4 data lanes for C-PHY option
    • Maximum data rate of up to 2.5 Gbps per data lane for D-PHY option
    • Maximum data rate of up to 2.5 Gsps (5714 Mbps) per data lane for C-PHY option
    • Supports Unidirectional HS (High-Speed) Mode
    • Data Synchronization from Core Clock Domain to High-Speed Transmit Clock Domain
    • Support for Ultra Low Power Mode
  • AMBA APB Slave interface for register configuration and control
  • CSI2 Protocol Layer supports
    • All primary and secondary CSI-2 data formats
    • Short and Long packet formats for both physical layer options
    • Check-Sum (CRC) Generation
    • Error Correction Code (ECC) Generation for D-PHY option
    • Up to 4 image streams using virtual channels
    • Data Type and Virtual Channel Interleaving
  • Camera Pixel Data Interface (CPI) supports
    • Configurable Pixel Based User Interface (single, double, quad, octuple pixel wide)
    • RAW and YUV formats
    • Pixels to Byte Packing
  • Packed Data Interface (PDI) supports
    • 32/64 -bit Packed Data (recommended memory storage format)
    • Generic or user-defined byte-based data types

Block Diagram

VV1310 block diagram

Benefits

  • Low Gate Count
  • Low Power Consumption
  • Fully Verified in with Advanced Function Verification
  • Spyglass Lint Validated
  • Standards Compliant

Applications

  • MIPI CSI2 Compliant Camera Sensor

What’s Included?

  • Synthesizable Verilog RTL
  • Verilog test bench and test cases
  • System Verilog verification environment and test cases
  • Detailed block diagram and technical documents

Specifications

Identity

Part Number
VV1310
Vendor
Veriest Solutions Ltd.
Type
Silicon IP

Provider

Contact Veriest Solutions Ltd.

Learn more about MIPI IP core

M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C

With the rapid growth of AR/VR and high-resolution imaging systems such as drones and action cameras, MIPI CSI (Camera Serial Interface) and MIPI DSI (Display Serial Interface) require both high data throughput and low power consumption. M31 provides a MIPI C-PHY and D-PHY IP combo solution implemented on TSMC N3P and N3C processes.

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

MIPI MPHY 6.0: Enabling Next-Generation UFS Performance

High-speed chip-to-chip data transfer is continuously evolving to meet increasing performance demands. MIPI MPHY is a high-speed physical layer interface developed by the MIPI Alliance. This protocol is used for high-speed chip-to-chip interfaces, mainly in mobile and automotive devices.

MIPI: Powering the Future of Connected Devices

From the first monochrome mobile displays to today’s ultra-high-definition automotive dashboards and immersive AR/VR headsets, MIPI technology has quietly become the backbone of modern data connectivity. Let’s explore how MIPI standards have evolved, the markets they serve, and why Rambus is at the forefront of this transformation.

Frequently asked questions about MIPI IP cores

What is MIPI CSI2 v1.3 Transmit Controller?

MIPI CSI2 v1.3 Transmit Controller is a MIPI IP core from Veriest Solutions Ltd. listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP