Vendor: Alma Technologies Category: Hash / MAC

MD5 IP Core Message Digest Function

The MD5 IP core is a high-performance implementation of the MD5 Message-Digest algorithm, a one-way hash function, compliant to t…

Contact Provider Request Datasheet

Overview

The MD5 IP core is a high-performance implementation of the MD5 Message-Digest algorithm, a one-way hash function, compliant to the RFC 1321 specification. The core is composed of two main units, the MD5 Engine and the Padding Unit. The MD5 Engine applies the MD5 loops on a single 512-bit message block, while the Padding Unit splits the input message into 512-bit blocks and performs the message padding on the last message block.

The processing of each 512-bit block is performed in 66 clock cycles and the bit-rate achieved on the input of the MD5 core is 7.75Mbps / MHz.

The MD5 core is equipped with easy-to-use, fully stallable interfaces both for input and output. These are designed to permit the user’s application to pause the core output when it is not able to receive data or to stop the input stream towards the core according to data arrival rate.

Key features

  • Compliant, High-Performance and Standalone Operation
    • Compliant to the RFC 1321 MD5 specification
    • Message length up to 2^64-1 bits
    • 66 processing cycles per 512-bit message block
    • Bit padding implemented internally
    • Input message length multiple of 8-bit
    • Initial value of the chaining variables selected before synthesis
    • High-speed, flow controllable, streaming I/O data interfaces
  • Trouble-Free Technology Map and Implementation
    • Fully portable, self-contained RTL source code
    • Strictly positive edge triggered design
    • D-type only Flip-Flops
    • Fully synchronous operation
    • No special timing constraints required
      • No false paths
      • No multi-cycle paths

Block Diagram

MD5 block diagram

What’s Included?

  • Clear text VHDL or Verilog RTL source for ASIC designs, or pre-synthesized & verified Netlist for Altera, Lattice, Microsemi and Xilinx FPGA and SoC devices
  • Release Notes, Design Specification and Integration Manual documents
  • Bit Accurate Model (BAM) and test vector generation binaries, including sample scripts
  • Self checking testbench environment, including sample BAM generated test cases
  • Simulation and sample Synthesis (for ASICs) or Place & Route (for FPGAs) scripts

Specifications

Identity

Part Number
MD5
Vendor
Alma Technologies
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Alma Technologies
HQ: Greece
Contact Alma Technologies

Learn more about Hash / MAC IP core

The Challenge of Automotive Hardware Security Deployment

A complete reinvention of the automotive industry is currently underway. Autonomous driving, connected vehicles, and the electrification of the powertrain all represent a once-in-a-generation shift in the manufacturing process.

Embracing a More Secure Era with TLS 1.3

TLS 1.3 offers attractive speed and security improvement benefits that are hard to ignore. The handshake phase was sped up by removing one or more roundtrips (back and forth messaging between client and server) in TLS 1.3 – with “or more” meaning that for certain cases, roundtrips can be entirely eliminated (0-RTT).

Standardized PUF-based Solution for Device eID

In this column, after a background introduction, we will first discuss IEEE 802.1AR standard on secure device identity. Next, we’ll assert PUF is an enabling solution for the device eID. Third, we will discuss PUF related international standards. Fourth, we will present a short tutorial on PUFiot. Fifth, we will assert that PUFiot is an ideal Device eID with wide applications. Finally, we will draw a conclusion on the future trend of Device eID development.

Implementing Ultra Low Latency Data Center Services with Programmable Logic

Data centers require many low-level network services to implement high-level applications. Key-Value Store (KVS) is a critical service that associates values with keys and allows machines to share these associations over a network. Most existing KVS systems run in software and scale out by running parallel processes on multiple microprocessor cores to increase throughput.

Security in vehicular systems

With the advent of IoT and increasingly interconnected and autonomous nature of a vehicle’s control modules, there has been an exponential increase in V2V, V2X and inter vehicular communications. This in turn increases the attack surface for hackers which demands state-of-art security features in modern automotive microcontrollers, moreover safety and security go hand in hand.

Frequently asked questions about Hash / MAC IP cores

What is MD5 IP Core Message Digest Function?

MD5 IP Core Message Digest Function is a Hash / MAC IP core from Alma Technologies listed on Semi IP Hub.

How should engineers evaluate this Hash / MAC?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Hash / MAC IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP