Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: Single-Protocol PHY

LVDS Receiver PHY

Physical Layer of LVDS Receiver

PHY View all specifications

Overview

The LVDS Receiver IP is designed to support single link transmission between ost hand flat panel display with up to SXGA+ resolution. The LVDS Receiver IP converts the LVDS data stream back into 35 bits of CMOS data with a variety of LCD panel controllers.

The receiver LVDS clock operates at a rate between 25 MHz and 150 MHz. At an input clock rate of 150 MHz, each LVDS input line operates at a bit rate of 1.05 Gbps.

 

Key features

  • Functions compatible with the National DS90CF386
  • Converts a 5-pair LVDS data stream into 35 bits of parallel CMOS data
  • Wide dot clock range: 25 MHz to 150 MHz, suited for VGA, SVGA, XGA, SXGA, SXGA+, and UXGA
  • Supports up to 1.05 Gbps data rate for UXGA
  • On-chip DLL with no external component
  • Low-power CMOS design
  • Power-down control function
  • Compatible with TIA/EIA-644 LVDS standards
  • Full industrial operating junction temperature rangeL -40°C ~ +125 °C
  • On-chip 100Ω termination resistor that can be disabled
  • Negative clock edge for data output

Block Diagram

Click to open fullscreen

Specifications

Identity

Part Number
LVDS RX PHY
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP
Controller / PHY
PHY

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Single-Protocol PHY IP core

VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP

The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.

Frequently asked questions about Single-Protocol PHY IP

What is LVDS Receiver PHY?

LVDS Receiver PHY is a Single-Protocol PHY IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP