Socionext Expands Agentic AI to Advanced, Large-Scale SoC Physical Design
Cadence® InnoStack™ AI Super Agent to support Socionext’s AI-driven physical design for large-scale 3nm SoCs
Vendor:
Cadence Design Systems, Inc.
Category:
Single-Protocol PHY
Low-Speed Ethernet PCS
Integrates MAC IP to a broad range of PHY and SerDes IP
Overview
Cadence Ethernet PCS and connectivity IP provide you with a wide range of connectivity IP that can be used to interface Cadence and third-party MAC IP to standard interfaces. Our Ethernet PCS solutions ease integration of MAC IP with a broad range of PHY and SerDes IP. Our connectivity IP solutions include XGMII to GMII converters and Backplane Ethernet Auto-Negotiation (BEAN).
Key features
USXGMII PCS
- Multi-speed with Clause 37-type auto-negotiation
- Configurable as 5GBASE-R or 10GBASE-R compliant with IEEE 802.3 Clauses 49 and 129
XAUI PCS
- Available in 10-bit and 20-bit datapath versions
- Optional 1Gb/s mode with 4x GMII channels
Block Diagram
Ethernet PCS IP block diagram
Benefits
- Mature: Silicon-proven design in volume production at multiple customers
- Ease-of-use: Customizable with easy integration
- Designed by an Industry Leader: Cadence is an active contributor to the IEEE 802.3 standards working groups
Specifications
Identity
Part Number
Low-Speed Ethernet PCS
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Single-Protocol PHY IP core
Building AI Infrastructure for Greater Choice and Flexibility
AI infrastructure is changing fast. Training and inference are putting different demands on compute, memory, connectivity, and networking, and there is no single architecture that fits every workload. For system architects, this opens up an important question: How much flexibility can be built into the system from the start?
Cadence Wins Five 2026 TSMC OIP Partner of the Year Awards
Five awards. Five areas of collaboration. One shared focus: helping customers push the limits of what is possible in semiconductor design.
How Cadence DSPs Put In-Cabin AI Audio On-Chip in SemiDrive's X10
SemiDrive, an automotive semiconductor company building SoCs and MCUs for the software-defined vehicle, has licensed and integrated Cadence Tensilica HiFi 5s DSPs into its X10 next-generation AI cockpit SoC, where they form the audio and voice subsystem. X10 has secured production collaborations with several leading automakers.
Trusted Autonomy with Cadence Super Agents & NVIDIA Open Agent Safety Platform
Cadence AI Super Agents bring engineering trusted autonomy to semiconductor workflows, enabled by NVIDIA Open Agent Safety Platform.
Cadence Collaborates With TSMC to Deliver Certified Tool Solutions and Industry-Leading, Silicon-Proven UALink IP on TSMC Advanced Processes
Expanded partnership spans TSMC A14 certification, silicon-proven IP on TSMC N3P/N2P, wafer-scale 3D-IC for hundreds of chiplets, and agentic AI flows
Frequently asked questions about Single-Protocol PHY IP
What is Low-Speed Ethernet PCS?
Low-Speed Ethernet PCS is a Single-Protocol PHY IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.
How should engineers evaluate this Single-Protocol PHY?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.