Vendor: CAST Category: Image Conversion

Lossless & Near-Lossless JPEG-LS Encoder

The JPEG-LS-E core implements a efficient, low-power, lossless and near-lossless image compression engine that is compliant to th…

Overview

The JPEG-LS-E core implements a highly efficient, low-power, lossless and near-lossless image compression engine that is compliant to the JPEG-LS, ISO/IEC 14495-1 standard.  

Based on LOCO-I (LOw COmplexity LOssless COmpression for Images), the JPEG-LS algorithm leads in numerically lossless compression efficiency, attaining compression ratios similar or superior to those obtained with more advanced algorithms such as JPEG 2000. JPEG-LS also enables hardware implementations with a much smaller silicon footprint and lower memory requirements, thanks to its lower computational complexity and line-based processing. Further, the Near-Lossless mode of the JPEG-LS standard makes higher compression ratios and visually lossless compressed images feasible, allowing the user to set the maximum acceptable difference between a reconstructed and an original image sample.  

The JPEG-LS-E core delivers the full compression efficiency of the standard in a compact and easy-to-use hardware block. The core interfaces to the system via standardized AMBA® interfaces: it accepts images and outputs compressed data via AXI4-Stream interfaces, and provides access to its control and status registers via a 32-bit APB interface. After its registers are programmed, the core can encode an arbitrary number of images without requiring any further assistance or action from the system. Users can optionally insert timestamps or other metadata in the compressed stream using a dedicated AXI Streaming interface. 

The core is designed with industry best practices, and its reliability has been proven through both rigorous verification and silicon validation. The deliverables include a complete verification environment and a bit-accurate software model. 

Key features

  • JPEG-LS Encoder
    • Highly Efficient Numerically Lossless Compression
      • Better compression ratio than most lossless compression algorithms (JPEG2000, PNG, etc.)
    • Near-Lossless Compression
      • Enables greater compression with visually lossless quality by constraining the maximum difference between reconstructed and original image samples
    • Maximum image resolution of 64Kx64K, or higher via support for oversize image dimension parameters
    • Up to 16 bits per color sample; up to four color components
  • Easy to Use and Integrate
    • Run-time programmable input and encoding parameters
      • Image resolution, number of color components, color depth
      • Maximum reconstruction error, Point-Transform, Local Gradient, Reset Frequency
    • Automatic program-once encode-many operation
    • AXI4-Stream interfaces for image and compressed data, and 32-bit wide APB for register access
    • Dedicated, easy-to-use timestamps interface
  • Versions and Throughput
    • Area-optimized JPEG-LS-ES: one sample per cycle
      • 40,000 eq. gates and up to 500 Msamples/sec on a typical 28nm technology
    • Throughput optimized JPEG-LS-EF:  synthesis-configurable number of samples per cycle
  • Deliverables
    • Source code RTL (Verilog) or Targeted FPGA Netlist
    • Bit Accurate Model
    • Sample simulation and synthesis scripts
    • Verification testbenches
    • Comprehensive documentation

Block Diagram

Specifications

Identity

Part Number
JPEG-LS-E
Vendor
CAST
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: USA

Learn more about Image Conversion IP core

Understanding - and Reducing - Latency in Video Compression Systems

In the video world, latency is the amount of time between the instant a frame is captured and the instant that frame is displayed. Low latency is a design goal for any system where there is real-time interaction with the video content, such as video conferencing or drone piloting. But the meaning of “low latency” can vary, and the methods for achieving low latency aren’t always obvious. Here we’ll define and explain the basics of video latency, and discuss how one of the biggest impacts in reducing latency comes from choosing the right video encoding.

Understanding - and Reducing - Latency in Video Compression Systems

In the video world, latency is the amount of time between the instant a frame is captured and the instant that frame is displayed. Low latency is a design goal for any system where there is real-time interaction with the video content, such as video conferencing or drone piloting.

Enabling AI Vision at the Edge

Computer vision has made tremendous advances in the last several years due to the proliferation of AI technology. The intersection of big data and massive parallel computing changed the way in which machines are programmed to understand unstructured 2D and 3D data, such as video feeds from cameras.

Nextreme Structured ASICs: An alternative for designing cost-optimized ARM926EJ processor-based embedded systems

Traditional IC design options that embedded system designers have had to choose from include fixed hardware devices such as standalone microprocessors, microcontrollers and ASSPs or configurable hardware devices such as FPGAs and cell-based ASICs. In this paper we present a new design option called Nextreme Structured ASICs which provide embedded system designers with a compelling alternative to custom embedded system design.

Frequently asked questions about image conversion IP cores

What is Lossless & Near-Lossless JPEG-LS Encoder?

Lossless & Near-Lossless JPEG-LS Encoder is a Image Conversion IP core from CAST listed on Semi IP Hub.

How should engineers evaluate this Image Conversion?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Image Conversion IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP