Vendor: Altera Category: DDR

Intel® FPGA IP for DDR3 SDRAM High-Performance Controller

The Intel FPGA Intellectual Property (IP) for DDR3 SDRAM High-Performance Controller provides simplified interfaces to industry-s…

Contact Provider Request Datasheet
Controller DDR3 View all specifications

Overview

The Intel FPGA Intellectual Property (IP) for DDR3 SDRAM High-Performance Controller provides simplified interfaces to industry-standard DDR3 SDRAM devices and modules. The Intel FPGA IP work in conjunction with the Intel FPGA ALTMEMPHY physical interface IP. These DDR3 SDRAM IP functions offer a half-rate interface to the customer application logic.

The parameter editor generates a design example that instantiates an example driver and your DDR3 SDRAM high-performance controller custom variation. The design example is a fully functional design that can be simulated, synthesized, and used in hardware. The example driver is a self-test module that issues read and write commands to the controller and checks the read data to produce the pass/fail and test complete signals.

Key features

  • Flexible architecture
    • Industry-standard DDR3 SDRAM device and module support
    • Ability to bolt onto the Intel FPGA IP for ALTMEMPHY physical interface for a complete DDR3 SDRAM solution
  • Feature rich
    • Optional user-controlled refresh support
    • Power-up calibrated on-chip termination (OCT)
    • Integrated error correction code (ECC) functionality
  • Ease of use
    • Platform Designer (formerly Qsys) IP support
    • Optional Avalon® Memory-Mapped local interface
    • Intel FPGA IP Evaluation Mode support
    • Includes a parameter interface
    • IP functional simulation modules for use in Intel FPGA-supported VHDL and Verilog HDL simulators

Specifications

Identity

Part Number
Intel® FPGA IP for DDR3 SDRAM High-Performance Controller
Vendor
Altera
Type
Silicon IP
Controller / PHY
Controller

Standards & Interfaces

Memory
DDR3

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Altera
HQ: USA
Contact Altera

Learn more about DDR IP core

Building high-speed FPGA memory interfaces

This article examines the architecture behind the I/O blocks in high-end FPGAs and how these FPGAs are able to achieve 533 MHz or 1067 Mbps data rates. It also examines the tools that are used to build a memory interface, and provide a brief overview of the timing budget.

5 Wirebond Power Bus Watch Out!

Wirebond package,lower cost package with lesser IO density always impose challenge for FPGA designer to meet the required power parameteric budget.This paper will share 5 watch outs on wirebond chip power bus planning.

Frequently asked questions about DDR Interface IP

What is Intel® FPGA IP for DDR3 SDRAM High-Performance Controller?

Intel® FPGA IP for DDR3 SDRAM High-Performance Controller is a DDR IP core from Altera listed on Semi IP Hub.

How should engineers evaluate this DDR?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DDR IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP