Hitting the Memory Wall:Why Cache Miss Tolerance Defines CPU Performance Now
This article shares our experience using Google’s FlatBuffers library as a memory subsystem stress test on the Andes AX46MPV RISC-V core.
Vendor:
InCore
Category:
CPU
32b/64b RISC-V 2-stage, scalar, in-order, Embedded Processor. RTOS and multi-core capable. Maps upto ARM M-4F. Optimal PPA.
InCore Azurite is an extremely compact, RISC-V 2-stage pipelined micro-processor.
Overview
InCore Azurite is an extremely compact, RISC-V 2-stage pipelined micro-processor. Built on Incore's proprietary deep-customization stack for microarchitectural exploration, Azurite delivers industry-beating performance in an exceptionally small silicon footprint. A 32-bit processor at the cost of a traditional 8-bit price point.
The Azurite core comes bundled as a compute subsystem, with integrated AMBA protocol interconnects (supports AXI4, AHB, APB) and uncore components (debug, trace, interrupt controllers etc).
The Azurite core comes bundled as a compute subsystem, with integrated AMBA protocol interconnects (supports AXI4, AHB, APB) and uncore components (debug, trace, interrupt controllers etc).
Key features
- 32-bit RISC-V core
- 2-stage pipeline
- Available in many versions:
- RV32I[M][C][F][B][P][U]
- 32/16 general purpose registers
- Multiplier
- Iterative (fixed latency or early-out)
- Fast multiply (2-cycle)
- RISC-V privilege mode support:
- Machine
- User
- Optional FPU (single precision)
- Optional tightly coupled memories (TCM)
- Optional 8 or 16 PMP regions
- Optional Internal interrupt controller
- Up to 128 sources
- Optional Standard RISC-V CLINT
- Optional NMI
- Optional Trace
- RISC-V Debug module
- 2/4 pin JTAG
- 2-8 breakpoints/watchpoints
Block Diagram
Azurite block diagram
Benefits
- Configurability
- Over 2000 optimal design points
- Custom RISC-V extensions supported
- Time to Market
- Compute subsystem (core, interconnect, uncore) to quick-start SoC development
- PPA
- Industry-beating performance and area
Applications
- Consumer Electronics
- IoT
- Sensor Fusion
- Motor Control
- Industrial Controllers
- Storage Controllers
- Low-Power Embedded
- Mixed Signal Embedded
- Co-processors
What’s Included?
- RTL (Verilog)
- Fully synthesizable
- Human-readable
- Documentation:
- Datasheet
- User Guide
- Integration Guide
- Architecture Reference Guide
- Programmer's Guide
- Hardware Development Kit (HDK):
- FPGA: Xilinx bitstream
- Verification test suites
- ASIC: Synthesis and Constraints scripts
- Software Toolchain:
- GCC Cross Compiler
- GDB
- Open OCD
- Assembler
- Disassembler
- Linker
- Instruction Set Simulator
Specifications
Identity
Part Number
Azurite
Vendor
InCore
Type
Silicon IP
Compute
CPU Architecture
RISC-V
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
India
Learn more about CPU IP core
Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era
For the first time in our more than 35-year history, Arm is delivering its own silicon products – extending the Arm Neoverse platform beyond IP and Arm Compute Subsystems (CSS) to give customers greater choice in how they deploy Arm compute – from building custom silicon to integrating platform-level solutions or deploying Arm-designed processors.
ChiPy®: Bridge Neural Networks and C++ on Silicon — Full Inference Pipelines with Zero CPU Round-Trips
The ChiPy DSL is Quadric's Python framework for building complete on-chip pipelines. Using YOLOX-M as a case study, we show how backbone inference, box decoding, and NMS run entirely on the Chimera GPNPU — no host CPU intervention, no DDR round-trips, just Python compiled to silicon.
Unleashing Leading On-Device AI Performance and Efficiency with New Arm C1 CPU Cluster
As part of the new Arm Lumex compute subsystem (CSS) platform, the Arm C1 CPU cluster – the first built on the Armv9.3 architecture – is the next evolution of our highest performing CPU cluster for consumer devices, designed to unleash the full potential of on-device AI and elevate the user experience.
Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection
Hardware fuzzing has recently gained momentum with many discovered bugs in open-source RISC-V CPU designs. Comparing the effectiveness of different hardware fuzzers, however, remains a challenge: each fuzzer optimizes for a different metric and is demonstrated on different CPU designs.
Introducing Cortex-A320: Ultra-efficient Armv9 CPU Optimized for IoT
Unlock ultra-efficient performance, advanced AI processing, and robust security with the Cortex-A320—designed to power the future of IoT and edge AI innovation.
Frequently asked questions about CPU IP cores
What is 32b/64b RISC-V 2-stage, scalar, in-order, Embedded Processor. RTOS and multi-core capable. Maps upto ARM M-4F. Optimal PPA.?
32b/64b RISC-V 2-stage, scalar, in-order, Embedded Processor. RTOS and multi-core capable. Maps upto ARM M-4F. Optimal PPA. is a CPU IP core from InCore listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.