Beyond the CPU and GPU: SiFive in Datacenter Infrastructure
How embedded RISC-V processors in NICs, retimers, optics, switches, and security chips are overcoming modern scaling limits
Vendor:
Sifive, Inc.
Category:
CPU
Highest performance four-issue, out-of-order RISC-V vector application processors
The latest generation SiFive Performance™ P600-Series processors are the highest performance commercially licensable RISC-V proce…
Overview
The latest generation SiFive Performance™ P600-Series processors are the highest performance commercially licensable RISC-V processors.
The P670 vector application processor features a thirteen-stage, four-issue, out-of-order pipeline and offers best-in-class performance, with >50% uplift over the SiFive Performance P550, while maintaining a significant performance-per-area advantage compared to the Arm® Cortex®-A78.
For applications that don't require vector compute, or for more area-constrained markets, the P650 offers similar performance levels in a smaller area footprint.
The P670 vector application processor features a thirteen-stage, four-issue, out-of-order pipeline and offers best-in-class performance, with >50% uplift over the SiFive Performance P550, while maintaining a significant performance-per-area advantage compared to the Arm® Cortex®-A78.
For applications that don't require vector compute, or for more area-constrained markets, the P650 offers similar performance levels in a smaller area footprint.
Key features
- Full support for the RVA22 RISC-V profile specification for enabling 64-bit apps processors running feature rich OS stacks such as Linux and Android.
- Breakthrough RISC-V performance
- Coherent, multi-core, multi-cluster processor configurations, with up to 16 cores
- Highest performance commercially licensable RISC-V processor achieving >12
- >12 SpecINT2k6/GHz (P670 Processor)
- 2x 128-bit RISC-V Vector ALUs compliant with the ratified v1.0RISC-V Vector specification
- RISC-V Vector Cryptography extension (P670 Processor)
- P600-Series Architectural Features
- 64-bit RISC-V core with extensive Virtual Memory Support
- Four-issue, out-of-order pipeline tuned for scalable performance
- Private L2 Caches and Streaming Prefetcher for improved memory performance
- SECDED ECC with Error Reporting
- Enabling next generation high performance applications
- RISC-V Hypervisor Extension and System-Level Virtualization IP
- Advanced interrupt controller with support for MSI style interrupts and virtualization
- SiFiveWorldGuard System Security
- Cache stashing to L3 for tightly coupled accelerators
Block Diagram
Performance P650 block diagram
What’s Included?
- RTL Evaluation
- Test Bench RTL
- Software Development Kit
- FPGA Bitstream
- Documentation
Specifications
Identity
Part Number
Performance P650
Vendor
Sifive, Inc.
Type
Silicon IP
Compute
CPU Architecture
RISC-V
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about CPU IP core
The Next Leap in Datacenter AI: Orchestrating Custom Accelerators with SiFive Intelligent Control Units (ACUs)
How programmable RISC-V solutions optimize, control and direct custom accelerator functionality, unlocking the next generation of AI performance with SiFive intelligent control.
SiFive and AMD Collaborate to Optimize AMD ROCm on RISC-V Datacenter Servers
In a demonstration-only system, the companies showed the ability to run the modern Gemma4-E2B LLM model using ROCm 10.0 on SiFive servers powered by the SiFive Performance™ P870-D CPUs acting as the head node, and AMD Radeon™ AI PRO R9700 GPUs driving the inference offload.
SiFive Perspective: RISC-V SPMP Specification Ratification is a Leap Forward for Embedded Security
The broader RISC-V standards process continues to deliver innovation that responds dynamically to evolving market needs. If you didn’t see the announcement, in an important milestone for the open hardware ecosystem, the RISC-V Board of Directors officially ratified the S-mode Physical Memory Protection (SPMP) version 1.0 specification on August 20, 2026.
SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
Powered by SiFive’s latest RISC-V CPU technology, the new development platform enables hands-on software porting, workload tuning, and validation testing for hyperscaler customers and ecosystem partners
Introducing SKL: The SiFive Kernel Library
We’re thrilled to announce the launch of the SiFive Kernel Library or SKL (pronounced “skill”), an open-source collection of highly-optimized computational routines for the RISC-V Vector ISA (RVV) and its various extensions, including SiFive’s matrix engines.
Frequently asked questions about CPU IP cores
What is Highest performance four-issue, out-of-order RISC-V vector application processors?
Highest performance four-issue, out-of-order RISC-V vector application processors is a CPU IP core from Sifive, Inc. listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.