Beyond the CPU and GPU: SiFive in Datacenter Infrastructure
How embedded RISC-V processors in NICs, retimers, optics, switches, and security chips are overcoming modern scaling limits
Vendor:
Sifive, Inc.
Category:
CPU
Highly efficient out-of-order RISC-V vector application processor series
The SiFive Performance™ P400-Series application processors are SiFive’s first efficiency-focused Out-of-Order processors.
Overview
The SiFive Performance™ P400-Series application processors are SiFive’s first efficiency-focused Out-of-Order processors. The P400-series is derived from the successful and mature P500-Series, with considerable finely-tuned optimizations for best-in-class performance efficiency and compute density.
The P470 vector application processor, with a 128-bit RISC-V Vector ALU, is capable of 2x the single thread performance of an Arm Cortex-A55, achieving >8 SpecINT2k6/GHz, still within similar area and power budgets, representing a significant upgrade to legacy efficiency class cores currently available.
For applications that don't require vector compute, or for more area-constrained markets, the P450 offers similar performance levels in a smaller area footprint.
The P470 vector application processor, with a 128-bit RISC-V Vector ALU, is capable of 2x the single thread performance of an Arm Cortex-A55, achieving >8 SpecINT2k6/GHz, still within similar area and power budgets, representing a significant upgrade to legacy efficiency class cores currently available.
For applications that don't require vector compute, or for more area-constrained markets, the P450 offers similar performance levels in a smaller area footprint.
Key features
- Full support for the RVA22 RISC-V profile specification for enabling 64-bit apps processors running feature rich OS stacks such as Linux, Wear OS, and Android.
- Best-in-class RISC-V performance efficiency
- Coherent multi-core, multi-cluster processor configuration, up to 16 cores
- Performance >8 SpecINT2k6/GHz, twice the single thread performance of the Arm® Cortex-A55® (P470 Processor)
- 1x 128-bit RISC-V Vector ALU, compliant the ratified RISC-V Vector specification as well as the (P470 Processor)
- RISC-V Vector Cryptography extension (P470 Processor)
- P400-Series Architectural Features
- 64-bit RISC-V core with extensive virtual memory support
- Three issue, out-of-order pipeline tuned for scalable, highly efficient performance
- Private L2 Caches and Streaming Prefetcher for improved memory performance
- SECDED ECC with Error Reporting
- Enabling next generation Wearable and Consumer applications
- Advanced interrupt controller with support for MSI style interrupts and virtualization
- System Level Virtualization IP
- Cache stashing to L3 for tightly coupled accelerators
Specifications
Identity
Part Number
Performance P400
Vendor
Sifive, Inc.
Type
Silicon IP
Compute
CPU Architecture
RISC-V
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about CPU IP core
The Next Leap in Datacenter AI: Orchestrating Custom Accelerators with SiFive Intelligent Control Units (ACUs)
How programmable RISC-V solutions optimize, control and direct custom accelerator functionality, unlocking the next generation of AI performance with SiFive intelligent control.
SiFive and AMD Collaborate to Optimize AMD ROCm on RISC-V Datacenter Servers
In a demonstration-only system, the companies showed the ability to run the modern Gemma4-E2B LLM model using ROCm 10.0 on SiFive servers powered by the SiFive Performance™ P870-D CPUs acting as the head node, and AMD Radeon™ AI PRO R9700 GPUs driving the inference offload.
SiFive Perspective: RISC-V SPMP Specification Ratification is a Leap Forward for Embedded Security
The broader RISC-V standards process continues to deliver innovation that responds dynamically to evolving market needs. If you didn’t see the announcement, in an important milestone for the open hardware ecosystem, the RISC-V Board of Directors officially ratified the S-mode Physical Memory Protection (SPMP) version 1.0 specification on August 20, 2026.
SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
Powered by SiFive’s latest RISC-V CPU technology, the new development platform enables hands-on software porting, workload tuning, and validation testing for hyperscaler customers and ecosystem partners
Introducing SKL: The SiFive Kernel Library
We’re thrilled to announce the launch of the SiFive Kernel Library or SKL (pronounced “skill”), an open-source collection of highly-optimized computational routines for the RISC-V Vector ISA (RVV) and its various extensions, including SiFive’s matrix engines.
Frequently asked questions about CPU IP cores
What is Highly efficient out-of-order RISC-V vector application processor series?
Highly efficient out-of-order RISC-V vector application processor series is a CPU IP core from Sifive, Inc. listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.