VeriSilicon Introduces GLTiny™ 3D GPU Programming Model for Ultra-Low-Power, Memory-Efficient Wearable Devices
Optimized GLTiny Model Brings Rich 3D Graphics to Resource-Constrained Wearable Devices Powered by OpenGL ES GPUs
Vendor:
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Category:
Mixed Signal Subsystem
Including PRG03, ROSC01 and VDT01B
To provide a solution to MMC cards, SMIC18_MMC_07_3IN1 is consolidated by three independent IPs: SMIC18_PRG_03_33T18V60_240mA, SM…
Overview
To provide a solution to MMC cards, SMIC18_MMC_07_3IN1 is consolidated by three independent IPs: SMIC18_PRG_03_33T18V60_240mA, SMIC18_ROSC_01_55M and SMIC18_VDT_01B_1P5V2P5V. It can provide two regulated 1.8v output voltages and detect the supply voltage. Also, an on chip ring oscillator is built in.
Key features
- Process: SMIC 0.18um 1P4M Generic CMOS process
- IO style: VeriSilicon v2.1 stagger IO
- Detail information: in related documents about SMIC18_PRG_03_33T18V60_240mA, SMIC18_ROSC_01_55M and SMIC18_VDT_01B_1P5V2P5V
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| SMIC | 180nm | G | — |
Specifications
Identity
Part Number
SMIC18_MMC_07
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP
Provider
Learn more about Mixed Signal Subsystem IP core
VeriSilicon Introduces CPP2000 Camera Post-Processing IP for Embodied Robotics and Mobile Vision Applications
VeriSilicon today announced its high-performance CPP2000 Camera Post-Processing (CPP) IP, expanding the company’s Image Signal Processing (ISP) solutions with advanced post-processing capabilities.
VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
VeriSilicon today announced that its VC9800D Video Processing Unit (VPU) IP supports AV2 decoding, further expanding the company’s advanced video codec portfolio for next-generation video and streaming applications.
Hexagon Semi’s HX77 AR Display Processor Achieves Ultra-Low Power Consumption with VeriSilicon’s Nano IP Portfolio
VeriSilicon’s Mature GPU, Display Processing, and DeWarp IPs Collaboratively Enable Highly Integrated, Low-Latency AR Display Processing
VeriSilicon Enhanced ISP8200-FS Series IP Achieves ASIL B Functional Safety Certification
These enhanced IPs have successfully achieved ISO 26262 ASIL B functional safety certifications issued by TÜV NORD, an international inspection and certification institution, further validating their suitability and reliability for ADAS and autonomous driving applications.
VeriSilicon’s NPU IP VIP9000NanoOi-FS has achieved ISO 26262 ASIL B certification
This IP features an architecture streamlined for seamless SoC integration, delivering high-quality inference with low power consumption and a compact silicon footprint. The certificate was issued by SGS-TÜV Saar, an international testing, inspection and certification institution.
Frequently asked questions about Mixed-Signal Subsystem IP cores
What is Including PRG03, ROSC01 and VDT01B?
Including PRG03, ROSC01 and VDT01B is a Mixed Signal Subsystem IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for smic.
How should engineers evaluate this Mixed Signal Subsystem?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Mixed Signal Subsystem IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.