Vendor: Cadence Design Systems, Inc. Category: SPI / QSPI XSPI

Host controller IP for controlling flash and other devices on the SPI bus: Quad SPI, Octal SPI, and xSPI

With growing demand for flash memory in automotive, IoT, and consumer applications, the Host Controller IP for xSPI offers up to …

Overview

With growing demand for flash memory in automotive, IoT, and consumer applications, the Host Controller IP for xSPI offers up to eight flash Serial Peripheral Interfaces (i.e., Octal SPI, HyperFlash, xSPI) to further increase the Serial Flash Memory throughput while providing backwards compatibility with single, dual, and quad SPI interfaces.

Key features

Supports JEDEC SFDP

  • Serial Function Discoverable Parameters allow boot from unknown devices

All-Digital Storage Combo PHY IP

  • Accurate data sampling training, eliminates the need for high-speed clock for SPI interface

Memory Mapped

  • Enables either boot or XIP functionality
  • Support for Multi-CMD Channels

Benefits

  • Flexibility: Multiple SPI protocol support within single IP
  • Simplicity: PHY-less IoT operation, or soft storage combo PHY IP simplifies SoC timing
  • High Performance: Supports maximum Quad SPI / Octal SPI data rates and XIP (Execute In Place)

Specifications

Identity

Part Number
xSPI
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about SPI / QSPI XSPI IP core

PCI Express Security and TEE Integration, Part 1 - Establishing Trust

Protecting processor memory alone is no longer sufficient. The entire I/O path must become part of the trusted computing architecture. To address this challenge, PCI-SIG® has developed a suite of complementary security technologies, including Data Object Exchange (DOE), Component Measurement and Authentication (CMA), Integrity and Data Encryption (IDE), and the TEE Device Interface Security Protocol (TDISP).

How a Multi-Protocol PHY Simplifies Physical AI Connectivity

Physical AI systems must move large amounts of data across two very different connectivity domains. Accelerators and local storage need high-bandwidth, low-latency links close to the compute SoC, while sensors and control modules require reliable connectivity across the larger platform. Supporting both domains with separate high-speed PHYs can increase silicon area and integration complexity.

Frequently asked questions about SPI / QSPI / xSPI IP cores

What is Host controller IP for controlling flash and other devices on the SPI bus: Quad SPI, Octal SPI, and xSPI?

Host controller IP for controlling flash and other devices on the SPI bus: Quad SPI, Octal SPI, and xSPI is a SPI / QSPI XSPI IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this SPI / QSPI XSPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SPI / QSPI XSPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP