GLOBALFOUNDRIES 0.13um 3.3v-1.2v Power Regulator
Targeted in GLOBALFOUNDRIES 0.13um 3.3v Logic process, current design of Power Regulator is to provide 1.2v power supply which is…
Overview
Targeted in GLOBALFOUNDRIES 0.13um 3.3v Logic process, current design of Power Regulator is to provide 1.2v power supply which is regulated from the single 3.3v supply. The maximum output current is 100mA.
Key features
- Process: GLOBALFOUNDRIES 0.13um 3.3v 1P6M Logic process
- Input Voltage: 2.6v~3.6v
- Output Voltage: 1.2v +/-10%
- Maximum Output Current: 100mA
- Standby Current: Iq less than 30uA
- Operating Junction Temperature: -40°C~+25°C~+125°C
- IO Style: No IO in the IP
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| GlobalFoundries | 130nm | BCD | Available on request |
Specifications
Identity
Provider
Learn more about LDO Voltage Regulator IP core
VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
Hexagon Semi’s HX77 AR Display Processor Achieves Ultra-Low Power Consumption with VeriSilicon’s Nano IP Portfolio
VeriSilicon Enhanced ISP8200-FS Series IP Achieves ASIL B Functional Safety Certification
VeriSilicon’s NPU IP VIP9000NanoOi-FS has achieved ISO 26262 ASIL B certification
VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP
Frequently asked questions about LDO Voltage Regulator IP cores
What is GLOBALFOUNDRIES 0.13um 3.3v-1.2v Power Regulator?
GLOBALFOUNDRIES 0.13um 3.3v-1.2v Power Regulator is a LDO Voltage Regulator IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for globalfoundries Available on request.
How should engineers evaluate this LDO Voltage Regulator?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this LDO Voltage Regulator IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.