GDDR6 PHY and Controller
High-performance IP for graphics, AI/ML, and automotive products
Overview
Cadence silicon-proven GDDR6 PHY and controller IP showcase leading-edge BER, BIST, and RAS capabilities. GDDR6 offers significantly more performance than the fastest speed of DDR5 at a moderate cost, making it ideal for high-bandwidth applications. Cadence’s unique, single-vendor GDDR6 IP solution speeds up integration and reduces interoperability risk.
Key features
PHY
- Single configuration supports one GDDR6 device per channel (coplanar) or two GDDR6 devices per channel (clamshell)
- DFI PHY Independent Mode for initialization and training
- Adaptive and continuous timing recovery
- Internal and external datapath loop-back modes
- Transmit crosstalk cancelation of immediate neighbors
- Per-bit DFE, CTLE, and FFE equalization
Controller
- In-line SEC/DED ECC
- Supports advanced RAS features including error scrubbing, parity, etc.
- Compatible with GDDR6 devices compliant to JESD250b
- Single and multi-port host options for Arm® AMBA®4, AMBA 3 AXI, and low-latency Denali interfaces
- QoS features allow command prioritization
- Flexible paging policy
- Memory controller interface is based on DFI 5.0
- The controller runs at 1/8 of the memory clock speed for ease of timing closure
Block Diagram
Benefits
- Proven: Silicon characterization reports available in multiple process technologies and foundries
- Low Latency: For data-intensive applications
- Low Power and Area: Industry-leading PPA based on advanced architecture and implementation
- Low BER: Supporting standard PCB materials
- Reliable: Maximum system margin with advanced clocking and I/O architectures
- Future proof: Cutting edge technology with the latest GDDR protocols and the highest data rates
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about GDDR IP core
Trusted Autonomy with Cadence Super Agents & NVIDIA Open Agent Safety Platform
Cadence Collaborates With TSMC to Deliver Certified Tool Solutions and Industry-Leading, Silicon-Proven UALink IP on TSMC Advanced Processes
Cadence Expands ChipStack AI Super Agent with a New Agent for RTL Generation and Early PPA Optimization
Cadence Tensilica IP Powers Analog Devices’ Next-Generation DSP Architecture
Cadence Subsystem for PCIe 6.0 Architecture Achieves First-Pass PCI Express Specification Compliance
Frequently asked questions about GDDR Interface IP
What is GDDR6 PHY and Controller?
GDDR6 PHY and Controller is a GDDR IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.
How should engineers evaluate this GDDR?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this GDDR IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.