Vendor: Cadence Design Systems, Inc. Category: GDDR

GDDR6 PHY and Controller

High-performance IP for graphics, AI/ML, and automotive products

Contact Provider Request Datasheet
Controller + 1 View all specifications

Overview

Cadence silicon-proven GDDR6 PHY and controller IP showcase leading-edge BER, BIST, and RAS capabilities. GDDR6 offers significantly more performance than the fastest speed of DDR5 at a moderate cost, making it ideal for high-bandwidth applications. Cadence’s unique, single-vendor GDDR6 IP solution speeds up integration and reduces interoperability risk.

Key features

PHY

  • Single configuration supports one GDDR6 device per channel (coplanar) or two GDDR6 devices per channel (clamshell)
  •  DFI PHY Independent Mode for initialization and training
  • Adaptive and continuous timing recovery
  •  Internal and external datapath loop-back modes
  •  Transmit crosstalk cancelation of immediate neighbors
  •  Per-bit DFE, CTLE, and FFE equalization

Controller

  • In-line SEC/DED ECC
  • Supports advanced RAS features including error scrubbing, parity, etc.
  • Compatible with GDDR6 devices compliant to JESD250b
  • Single and multi-port host options for Arm® AMBA®4, AMBA 3 AXI, and low-latency Denali interfaces
  • QoS features allow command prioritization
  • Flexible paging policy
  • Memory controller interface is based on DFI 5.0
  • The controller runs at 1/8 of the memory clock speed for ease of timing closure

Block Diagram

Click to open fullscreen

Benefits

  • Proven: Silicon characterization reports available in multiple process technologies and foundries
  • Low Latency: For data-intensive applications
  • Low Power and Area: Industry-leading PPA based on advanced architecture and implementation
  • Low BER: Supporting standard PCB materials
  • Reliable: Maximum system margin with advanced clocking and I/O architectures
  • Future proof: Cutting edge technology with the latest GDDR protocols and the highest data rates

Specifications

Identity

Part Number
GDDR6 PHY and Controller
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP
Controller / PHY
Controller , PHY

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Cadence Design Systems, Inc.

Learn more about GDDR IP core

High Bandwidth Memory Evolution from First Generation HBM to the Latest HBM4

HBM4 is the latest generation of the High Bandwidth Memory (HBM) that has become analogous to the Artificial Intelligence (AI) boom that is everywhere in today’s world. HBM is also increasingly being used in other applications like Data centers, autonomous driving systems, servers, cloud computing just to mention few domains where bandwidth and performance in a key requirement.

Designing the AI Factories: Unlocking Innovation with Intelligent IP

The rapid evolution of artificial intelligence (AI) is reshaping the technological landscape, driving unprecedented demands on computing infrastructure. At the heart of this transformation lie innovations in intellectual property (IP) that enable scalable, efficient, and performance-driven AI factories.

AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP

In this second blog of our ongoing series, we examine how Cadence, in close partnership with TSMC, helps teams accelerate AI silicon design at advanced process nodes. For customers, this translates into reduced design risk, faster convergence to tapeout‑quality results, and greater confidence at the leading edge of AI and HPC design.

Frequently asked questions about GDDR Interface IP

What is GDDR6 PHY and Controller?

GDDR6 PHY and Controller is a GDDR IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this GDDR?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this GDDR IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP