10 bit 1MSPS A/D Converter; UMC 40 nm LP/RVT Low-K Logic Process
Faraday Technology
•
HQ:
Taiwan
10 bit 1MSPS A/D Converter; UMC 40 nm LP/RVT Low-K Logic Process
- 10 Bit
- UMC
- 40nm
- LP
Compare 2,955 UMC IP Cores from 31 vendors
-
-
Faraday Technology• HQ: Taiwan
UMC 55uLP ADC
- UMC
- 55nm
- ULP
-
Analog Comparator; 0.25um Logic process
Faraday Technology• HQ: TaiwanAnalog Comparator; 0.25um Logic process
- UMC
- 250nm
-
UMC 80nm LL/eHV Process synchronous Via ROM memory compiler
Faraday Technology• HQ: TaiwanUMC 80nm LL/eHV Process synchronous Via ROM memory compiler
- UMC
- 80nm
- HV
-
UMC 55nm Logic process standard synchronous Contact ROM memory compiler.
Faraday Technology• HQ: TaiwanUMC 55nm Logic process standard synchronous Contact ROM memory compiler.
- UMC
- 55nm
-
UMC 55nm Logic process standard synchronous Contact ROM memory compiler.
Faraday Technology• HQ: TaiwanUMC 55nm Logic process standard synchronous Contact ROM memory compiler.
- UMC
- 55nm
-
UMC 40nm LP Logic Process TCAM with LVT peripheral memory compiler
Faraday Technology• HQ: TaiwanUMC 40nm LP Logic Process TCAM with LVT peripheral memory compiler
- UMC
- 40nm
- LP
-
UMC 28nm HPC Process dual port SRAM with power gating
Faraday Technology• HQ: TaiwanUMC 28nm HPC Process dual port SRAM with power gating
- UMC
- 28nm
- HPC
-
UMC 28nm HPC process PG Dual Port SRAM with LVT
Faraday Technology• HQ: TaiwanUMC 28nm HPC process PG Dual Port SRAM with LVT
- UMC
- 28nm
- HPC
-
UMC 28nm HPC process PG-Dual Port SRAM with LVT
Faraday Technology• HQ: TaiwanUMC 28nm HPC process PG-Dual Port SRAM with LVT
- UMC
- 28nm
- HPC
-
UMC 28nm HPC process Dual Port SRAM with Power gating
Faraday Technology• HQ: TaiwanUMC 28nm HPC process Dual Port SRAM with Power gating
- UMC
- 28nm
- HPC
-
UMC 40NM Low-K Low Power synchronous Feature Dual Port SRAM memory compiler
Faraday Technology• HQ: TaiwanUMC 40NM Low-K Low Power synchronous Feature Dual Port SRAM memory compiler
- UMC
- 40nm
-
UMC 55nm Standard Performance LowK Logic Process Two-Port Register File
Faraday Technology• HQ: TaiwanUMC 55nm Standard Performance LowK Logic Process Two-Port Register File
- UMC
- 55nm
-
UMC 40nm LP Logic Process Two-Port Register File with LVT Peripheral Memory Compiler
Faraday Technology• HQ: TaiwanUMC 40nm LP Logic Process Two-Port Register File with LVT Peripheral Memory Compiler
- UMC
- 40nm
- LP
-
UMC 55nm ULP Low-K process, Single-Port SRAM with Row repair & periphery HVT
Faraday Technology• HQ: TaiwanUMC 55nm ULP Low-K process, Single-Port SRAM with Row repair & periphery HVT
- UMC
- 55nm
- ULP
- Pre-Silicon
-
UMC 55nm ULP process , Single-Port SRAM with row repair and HVT
Faraday Technology• HQ: TaiwanUMC 55nm ULP process , Single-Port SRAM with row repair and HVT
- UMC
- 55nm
- ULP
-
UMC 55nm ULP/LowK process Single-Port SRAM
Faraday Technology• HQ: TaiwanUMC 55nm ULP/LowK process Single-Port SRAM
- UMC
- 55nm
- ULP
-
UMC 55nm ULP-SST process standard synchronous high density single port SRAM memory compiler.
Faraday Technology• HQ: TaiwanUMC 55nm ULP-SST process standard synchronous high density single port SRAM memory compiler.
- UMC
- 55nm
- ULP
-
UMC 55nm ULP-SST process standard synchronous high density single port SRAM memory compiler.
Faraday Technology• HQ: TaiwanUMC 55nm ULP-SST process standard synchronous high density single port SRAM memory compiler.
- UMC
- 55nm
- ULP
-
Faraday Technology• HQ: Taiwan
UMC 40nm LP process synchronous high density (0.213LPHVT cell) single port SRAM compiler with row redundancy.
- UMC
- 40nm
- LP