Synopsys, Inc.
•
HQ:
USA
The LPDDR5X/5/4X PHY is a physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) and system-inpackag…
- Controller + PHY + 1
- LPDDR5 + 1
- TSMC
- 3nm
- N3P
Compare 3,961 TSMC IP Cores from 81 vendors
-
-
Synopsys, Inc.• HQ: USA
The LPDDR5X/5/4X PHY is a physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) and system-inpackag…
- Controller + PHY + 1
- LPDDR5 + 1
- TSMC
- 3nm
- N3E
-
LPDDR5X/5/4X PHY - TSMC N3A for Automotive, ASIL B Random, AEC-Q100 Grade 2
Synopsys, Inc.• HQ: USAThe LPDDR5X/5/4X PHY is a physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) and system-inpackag…
- Controller + PHY + 1
- LPDDR5 + 1
- TSMC
- 3nm
- N3A
-
Synopsys, Inc.• HQ: USA
The DDR5/4 PHY is a physical layer IP interface (PHY) solution for ASIC, ASSP, and system-on-chip (SoC) applications requiring hi…
- Controller + PHY + 1
- DDR5
- TSMC
- 7nm
- N7
-
Synopsys, Inc.• HQ: USA
The DDR5/4 PHY is a physical layer IP interface (PHY) solution for ASIC, ASSP, and system-on-chip (SoC) applications requiring hi…
- Controller + PHY + 1
- DDR5
- TSMC
- 6nm
- N6
-
Synopsys, Inc.• HQ: USA
The DDR5/4 PHY is a physical layer IP interface (PHY) solution for ASIC, ASSP, and system-on-chip (SoC) applications requiring hi…
- Controller + PHY + 1
- DDR5
- TSMC
- 4nm
- N4P
-
Synopsys, Inc.• HQ: USA
The DDR5/4 PHY is a physical layer IP interface (PHY) solution for ASIC, ASSP, and system-on-chip (SoC) applications requiring hi…
- Controller + PHY + 1
- DDR5
- TSMC
- 3nm
- N3P
-
Synopsys, Inc.• HQ: USA
The DDR5/4 PHY is a physical layer IP interface (PHY) solution for ASIC, ASSP, and system-on-chip (SoC) applications requiring hi…
- Controller + PHY + 1
- DDR5
- TSMC
- 3nm
- N3P
-
Synopsys, Inc.• HQ: USA
The DDR5/4 PHY is a physical layer IP interface (PHY) solution for ASIC, ASSP, and system-on-chip (SoC) applications requiring hi…
- Controller + PHY + 1
- DDR5
- TSMC
- 3nm
- N3E
-
Synopsys, Inc.• HQ: USA
The DDR5/4 PHY is a physical layer IP interface (PHY) solution for ASIC, ASSP, and system-on-chip (SoC) applications requiring hi…
- Controller + PHY + 1
- DDR5
- TSMC
- 2nm
- N2P
-
Synopsys, Inc.• HQ: USA
The DDR5/4 PHY is a physical layer IP interface (PHY) solution for ASIC, ASSP, and system-on-chip (SoC) applications requiring hi…
- Controller + PHY + 1
- DDR5
- TSMC
- 16nm
- FFC
-
Synopsys, Inc.• HQ: USA
The DDR5/4 PHY is a physical layer IP interface (PHY) solution for ASIC, ASSP, and system-on-chip (SoC) applications requiring hi…
- Controller + PHY + 1
- DDR5
- TSMC
- 12nm
- FFC
-
PCIe 6.0 PHY, TSMC N6 x2 1.2V, North/South (vertical) poly orientation
Synopsys, Inc.• HQ: USAThe multi-channel PHY IP for PCI Express® (PCIe®) 6.x meets today’s demands for higher bandwidth and power efficiency across netw…
- PCIe Gen6
- TSMC
- 6nm
- N6
-
PCIe 6.0 PHY, TSMC N4P x4, North/South (vertical) poly orientation
Synopsys, Inc.• HQ: USAThe multi-channel PHY IP for PCI Express® (PCIe®) 6.x meets today’s demands for higher bandwidth and power efficiency across netw…
- PCIe Gen6
- TSMC
- 4nm
- N4P
-
PCIe 6.0 PHY NCS, TSMC N3P x4 1.2V, North/South (vertical) poly orientation
Synopsys, Inc.• HQ: USAThe multi-channel PHY IP for PCI Express® (PCIe®) 6.x meets today’s demands for higher bandwidth and power efficiency across netw…
- PCIe Gen6
- TSMC
- 3nm
- N3P
-
PCIe 6.0 PHY NCS, TSMC N3P x1 1.2V, North/South (vertical) poly orientation
Synopsys, Inc.• HQ: USAThe multi-channel PHY IP for PCI Express® (PCIe®) 6.x meets today’s demands for higher bandwidth and power efficiency across netw…
- PCIe Gen6
- TSMC
- 3nm
- N3P
-
PCIe 5.0 PHY, NCS, TSMC N7 x1, North/South (vertical) poly orientation
Synopsys, Inc.• HQ: USAThe multi-channel PHY IP for PCI Express® (PCIe®)5.0 and CXL includes a high-speed, high-performance transceiver to meet today’s …
- PCIe Gen5
- TSMC
- 7nm
- N7
-
PCIe 5.0 PHY NCS, TSMC N7 x4, North/South (vertical) poly orientation
Synopsys, Inc.• HQ: USAThe multi-channel PHY IP for PCI Express® (PCIe®)5.0 and CXL includes a high-speed, high-performance transceiver to meet today’s …
- PCIe Gen5
- TSMC
- 7nm
- N7
-
10G PHY for Differential Buffer, TSMC N7, North/South (vertical) poly orientation
Synopsys, Inc.• HQ: USAThe multi-channel PHY IP for PCI Express 3.1 includes the vendor’s high-speed, high-performance transceiver to meet today’s appli…
- TSMC
- 7nm
- N7
-
PCIe 5.0 PHY, TSMC N6 x6, North/South (vertical) poly orientation
Synopsys, Inc.• HQ: USAThe multi-channel PHY IP for PCI Express® (PCIe®)5.0 and CXL includes a high-speed, high-performance transceiver to meet today’s …
- PCIe Gen5
- TSMC
- 6nm
- N6