Vendor: Synopsys, Inc. Category: USB

Verification IP for eUSB 2 v2 and USB 2.0

Specifications: eusb2v2 rev0.9, USB 2.0 Interfaces: ​UTMI/ULPI/Serial/HSIC/EUSB2 (V1 & V2) DUT Types/Topology USB 2.0 - Host, Dev…

Contact Provider Request Datasheet
Verification IP USB 2.0 View all specifications

Overview

Specifications: eusb2v2 rev0.9, USB 2.0

Interfaces: ​UTMI/ULPI/Serial/HSIC/EUSB2 (V1 & V2)

DUT Types/Topology

  • USB 2.0 - Host, Device, PHY and  HUB
  • EUSB2.0 - Repeater, Native Controller and PHY

Key VIP Features

  • Specification linked Functional coverages
  • Scoreboard, callbacks and error injection
  • Speed modes - HS/FS/LS 

Debug and Analysis

  • Verdi based protocol and performance analysis
  • Protocol checks at each layer
  • Debug ports and trace files

Key Protocol Features

  • Protocol Layer Features
    • All transfer types (Ctrl, Bulk, intr, Iso & Split transfers)
    • High bandwidth Iso/Interrupt transfers, Interleaving transfers/Ping transfers
    • Different handshaking response  (NAK/NYET/STALL/Nohandshake(timeout))
    • Device framework transfer initiation
    • PL Exceptions and error injections in packets (CRC16/5 error/Invalid PID/NPID/packet field errors, timeout)
  • Link Layer Features
    • All state machines entry/exit, Power mgmt. state entry/exit(L1/L2)
    • Vbus cut off in-between transfers & during suspend
    • Disconnect/connect during transfers & during reset, protocol reset in-between transfers
    • Fslsserialmode/Test mode support
    • OTG-SRP/HNP/ADP
  • PHY Features
    • Physical Exception and error injections(invalid SYNC and EOP, Bit-stuff error, Rxerror scenarios etc…)
    • Sync/EOP length adjustment, Preamble mode support
    • Keep alive(HS/LS) support

Test Suites / Groups Features

  • Host/Device/HUB/PHY/XHCI
  • AHB/AXI bus interface support along with system memory and backdoor
  • Multi-controller and Multi-port support
  • Tailor Made for Testbench Migration from IP level to SoC level
  • Includes the Application Layer

Block Diagram

Click to open fullscreen

Specifications

Identity

Part Number
Verification IP for eUSB 2 v2 and USB 2.0
Vendor
Synopsys, Inc.
Type
Verification IP

Standards & Interfaces

USB Standard
USB 2.0

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Synopsys, Inc.
HQ: USA
Contact Synopsys, Inc.

Learn more about USB IP core

What Designers Need to Know About USB Low-Power States

In addition to performance and interoperability, achieving low power has been one of the requirements for industry standards specifications. Some of the key specifications like Universal Serial Bus (USB), PCI Express (PCIe), and MIPI have defined power saving features for burst traffic. This whitepaper explains how Synopsys USB IP offers low power using various low power states that go beyond the basic features.

USB 3.2: A USB Type-C Challenge for SoC Designers

This white paper outlines applications that benefit from USB 3.2’s increased bandwidth, describes the USB 3.2 specification for USB Type-C™, and explains how the specification affects speed using USB Type-C connectors and cables.

Frequently asked questions about USB IP cores

What is Verification IP for eUSB 2 v2 and USB 2.0?

Verification IP for eUSB 2 v2 and USB 2.0 is a USB IP core from Synopsys, Inc. listed on Semi IP Hub.

How should engineers evaluate this USB?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this USB IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP