Vendor: Synopsys, Inc. Category: Single-Protocol PHY

Enterprise Ethernet PCS IP

The Enterprise Ethernet PCS Controller IP (XLGPCS) provides an interface between a Media Access Controller (MAC) and Physical Med…

Contact Provider Request Datasheet

Overview

The Enterprise Ethernet PCS Controller IP (XLGPCS) provides an interface between a Media Access Controller (MAC) and Physical Medium Attachment Sublayer (PMA) through a Media Independent Interface (MII). The ASIL B Ready ISO 26262 certified Enterprise Ethernet PCS Controller IP is available with an automotive safety package.

The Enterprise Ethernet PCS Controller IP supports the following functions as per IEEE 802.3 and 25G consortium specifications (for 25G and 50G modes):

PCS sub layer functions

PMA sub layer functions

FEC functions

Link Training

Auto Negotiation

Host Interface via APB3

The IP supports the following link types through the PMA layer:

10GBASE-R

25GBASE-CR

25GBASE-CR-S

25GBASE-KR

25GBASE-KR-S

40GBASE-R

40GBASE-KR4

50GBASE-CR2

50GBASE-KR2

100GBASE-CR4

100GBASE-KR4

As the leading supplier of Ethernet IP, Synopsys provides designers with a high-performance, easily-configurable Enterprise Ethernet IP solution. Synopsys’ expertise in developing and supporting Ethernet IP offers a low-risk, high-quality enterprise Ethernet IP solution with optimized configurations for a range of applications. The Enterprise Ethernet PCS Controller IP is verified using state-of-the-art methodologies including the RTL design, verification, hardware verification and interoperability tests. It can be easily configured with a user-friendly application interface to accomplish functional and implementation objectives and meet design requirements. Coupled with the configurable Enterprise Ethernet MAC Controller IP and the Multi-Protocol 25G PHY supporting Ethernet, Synopsys provides designers with a complete solution for Enterprise Ethernet designs.

The Ethernet IP solution includes configurable controllers and silicon-proven PHYs supporting speeds of up to 100G, verification IP, IP Prototyping Kits, Software Development Kits and Interface IP Subsystems.

Key features

  • Compliant with IEEE standards including:
    • IEEE 802.3-2015 Clause 45, 46, 49, 69, 72, 73, 74, 81, 82, 83, 91, 92, and 93 (depending on configuration)
    • IEEE 802.3az-2010
    • IEEE 802.3ba-2010
    • IEEEP802.3by June 2016 Clause 45, 69, 73, 74, 78, 106, 107, 108, and 109 (depending on configuration)
    • IEEE 1588-2008 with 1-step timestamping
  • 25G Consortium specifications for 25G & 50G r1.6 (Oct 15, 2015)
  • Configurable for 10G, 25G, 40G, 50G and 100G Ethernet applications
  • Integration tested with the Synopsys Enterprise Ethernet MAC and Multi-Protocol PHYs
  • Comprehensive deliverables packaged in an IP-XACT compatible .run file
  • Includes Synopsys’s coreConsultant tool for easy configuration

Block Diagram

dwc_ether_xlgpcs block diagram

Specifications

Identity

Part Number
dwc_ether_xlgpcs
Vendor
Synopsys, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Synopsys, Inc.
HQ: USA
Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs. The broad Synopsys IP portfolio includes logic libraries, embedded memories, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate IP integration, software development, and silicon bring-up, Synopsys’ IP Accelerated initiative provides architecture design expertise, pre-verified and customizable IP subsystems, hardening, and signal/power integrity analysis. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market.
Contact Synopsys, Inc.

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is Enterprise Ethernet PCS IP?

Enterprise Ethernet PCS IP is a Single-Protocol PHY IP core from Synopsys, Inc. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP