Overview
The Enterprise Ethernet PCS Controller IP (XLGPCS) provides an interface between a Media Access Controller (MAC) and Physical Medium Attachment Sublayer (PMA) through a Media Independent Interface (MII). The ASIL B Ready ISO 26262 certified Enterprise Ethernet PCS Controller IP is available with an automotive safety package.
The Enterprise Ethernet PCS Controller IP supports the following functions as per IEEE 802.3 and 25G consortium specifications (for 25G and 50G modes):
PCS sub layer functions
PMA sub layer functions
FEC functions
Link Training
Auto Negotiation
Host Interface via APB3
The IP supports the following link types through the PMA layer:
10GBASE-R
25GBASE-CR
25GBASE-CR-S
25GBASE-KR
25GBASE-KR-S
40GBASE-R
40GBASE-KR4
50GBASE-CR2
50GBASE-KR2
100GBASE-CR4
100GBASE-KR4
As the leading supplier of Ethernet IP, Synopsys provides designers with a high-performance, easily-configurable Enterprise Ethernet IP solution. Synopsys’ expertise in developing and supporting Ethernet IP offers a low-risk, high-quality enterprise Ethernet IP solution with optimized configurations for a range of applications. The Enterprise Ethernet PCS Controller IP is verified using state-of-the-art methodologies including the RTL design, verification, hardware verification and interoperability tests. It can be easily configured with a user-friendly application interface to accomplish functional and implementation objectives and meet design requirements. Coupled with the configurable Enterprise Ethernet MAC Controller IP and the Multi-Protocol 25G PHY supporting Ethernet, Synopsys provides designers with a complete solution for Enterprise Ethernet designs.
The Ethernet IP solution includes configurable controllers and silicon-proven PHYs supporting speeds of up to 100G, verification IP, IP Prototyping Kits, Software Development Kits and Interface IP Subsystems.
Learn more about Single-Protocol PHY IP core
Model authoring kits (MAKs) enable the rapid development of transaction-level models, TLMs, of a given functionality or protocol. MAKs include base functionalities that are common to all models independent of the RTL implementation in a well-structured way, allowing for maximum reuse. The DesignWare System-Level Library provides MAKs for UART and USB. Taking the example of a USB 2.0 EHCI controller model using MAKs, this paper explains the significant design time reduction that can be achieved.
This article discusses the road to achieving compliance and the role that Synopsys DesignWare Intellectual Property (IP) for PCI Express can play in helping to achieve interoperability and compliance
Using complete, integrated DDR2 SDRAM memory physical interface IP solutions can significantly reduce the risks associated with combining discrete memory subsystem blocks, such as interoperability and schedule. Packaged as a complete, integrated place-and
Discover Synopsys’ first complete UFS 5.0 and M‑PHY v6.0 IP solution for high-speed, efficient storage in mobile, automotive, and AI-enabled systems.
Synopsys continues to lead innovation with the industry’s first commercially available CXL 4.0 Verification IP (VIP). This comprehensive solution supports the full 128 GT/s data rate, IO throttling, and streamlined port negotiation, equipping designers to validate and optimize their products for the future.
In our current work, we focus on the low power analysis and verification challenges and the methodology used to verify low power design. The power-gating feature that we term Hibernation brings in significant power savings to Synopsys SSIC IP Controller. The verification tests the functionality of the Controller before, during and after hibernation state. The low power analysis will showcase the power savings achieved in SSIC IP with and Without Hibernation.
