Vendor: Global IP Core Sales Category: Channel Coding

DVB-T2 Demodulator and LDPC/ BCH Decoder

The demodulator is designed to be used together with an RF tuner, and an analog to digital converter.

Overview

The demodulator is designed to be used together with an RF tuner, and an analog to digital converter. The system has an internal state machine to control the operation, and can be externally configured via the SPI interface.

Key features

  • DVB-T2 EN302 755 V1.2.1, Rev.9 compliant  
  • Supports IF input  
  • Single input – Single output (SISO)  
  • Sampling frequency offset (SFO) tracking and compensation  
  • Carrier frequency offset (CFO) detection and correction  
  • Flexible channel BW (1.7, 5, 6, 7, 8, and 10) MHz  
  • BPSK, QPSK, QAM constellations 16, 64, and 256  
  • Channel BW (1.7, 5, 6, 7, 8, and 10) MHz  
  • Soft demodulation  
  • FFT size (1, 2, 4, 8, 16, and 32) K  
  • Guard interval (1/128, 1/32, 1/16, 19/256, 1/8, 19/128, and 1/4)cessor  
  • Coding rate (1/2, 3/5, 2/3, 3/4, 4/5, and 5/6)  
  • Short and long frames  
  • Layered Min-Sum LDPC decoder  
  • BCH decoder  
  • Parallel and Serial MPEG outputs  
  • 1 external clock  
  • SPI port (Slave) to external processor 

Applications

  • Set-top boxes
  • Digital TV Receivers

Specifications

Identity

Part Number
DVB T2 Demodulator and LDPC/ BCH Decoder
Vendor
Global IP Core Sales
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Global IP Core Sales
HQ: Germany

Learn more about Channel Coding IP core

Global IP Core Launches Licensable Zigbee Transceiver PHY IP Core

Global IP Core rolled out the Zigbee Transceiver PHY IP Core for instant implementation. The IP Core is available for the Satellite Communication and Aerospace & Defense industry. The modulation and spreading functions for the O-QPSK PHYs are processed through 3 steps. First, each 4 bits are gathered to represent 1 symbol, which has a value from 0 to 15

DVB-C2 LDPC/ BCH Decoder FEC IP Core From Global IP Core

In Digital video broadcasting for cable systems systems, a powerful FEC sub-system is needed. FEC is based on LDPC (Low-Density Parity Check) codes concatenated with BCH (Bose Chaudhuri Hocquenghem) codes, allowing Quasi Error Free operation close to the Shannon limit.

Frequently asked questions about Channel Coding IP cores

What is DVB-T2 Demodulator and LDPC/ BCH Decoder?

DVB-T2 Demodulator and LDPC/ BCH Decoder is a Channel Coding IP core from Global IP Core Sales listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP