Vendor: Dolphin Semiconductor Category: SRAM

Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 64 k

Foundry sponsored - Dual Port SRAM compiler - TSMC 55 nm uLPeFlash - Memory optimized for high density and low power - Dual Volta…

Overview

Foundry sponsored - Dual Port SRAM compiler - TSMC 55 nm uLPeFlash - Memory optimized for high density and low power - Dual Voltage - compiler range up to 256 k

Key features

  • Reduce the die cost
  • Unique architecture optimizing the periphery area for outstanding area gain
  • Extend the battery life
  • Leakage reduction thanks to careful design structures, optional retention mode and choice of SVT/HVT periphery
  • Dynamic power reduction thanks to segment partitioning
  • Data retention mode at 1.2 V +/-10%, 1.1 V +/-10%, 0.9 V +/-10% and 0.6 V (optional) to drastically divide the leakage compared to simple stand by mode
  • Make the integration easier
  • Wide flexibility for words and bits per word
  • Flexible segment partitioning (Selectable 1-4 segments) allow the user to choose the best optimization between area, speed & power for his application
  • Two completely independent Read/Write Ports which implements full Dual-Port (2RW) functionality
  • Embedded extinction&retention switchs (ERS optional)
  • Enable right on 1st pass design, the Dolphin integration quality
  • Complete mismatch validation of the memory architecture taking in account local and global dispersion
  • Extended validation for high coverage rate of the compiler

Specifications

Identity

Part Number
DpRAM-ERA-DV-HD-RR.b-eHVT.SVT-HVT_TSMC_55nm_ULP-eF
Vendor
Dolphin Semiconductor
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about SRAM IP core

Dolphin Semiconductor and INTERA Group Announce Reference Platform Combining Analog Voice Sensing and Neuromorphic AI for Ultra-Low-Power Edge Intelligence

Dolphin Semiconductor, a leading provider of semiconductor IP solutions, and INTERA Group, a semiconductor innovation company specializing in neuromorphic ASIC architectures, today announced a strategic collaboration to deliver a joint reference platform combining Dolphin’s WhisperExtractor (aMFCC) analog feature-extraction IP with INTERA’s Spiking Neural Network (SNN) processing architecture.

Vertex Growth commits €10M in Dolphin Semiconductor

Vertex Growth is a growth-stage venture capital fund anchored by Vertex Holdings, a subsidiary of global investment firm Temasek. The fund is dedicated to investing in high potential companies on the cusp of scaling-up.

Frequently asked questions about SRAM IP cores

What is Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 64 k?

Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 64 k is a SRAM IP core from Dolphin Semiconductor listed on Semi IP Hub.

How should engineers evaluate this SRAM?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SRAM IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP