DSI Receiver Controller
The DSI v1.3 Receiver Controller IP is designed to provide MIPI DSI 1.3 compliant high-speed serial connectivity for device (mobi…
Overview
The DSI v1.3 Receiver Controller IP is designed to provide MIPI DSI 1.3 compliant high-speed serial connectivity for device (mobile display modules) with Type 1 to 4 architectures. Serial connectivity to the mobile applications processor’s DSI host is implemented using 1 to 4 D-PHY’s (also available from Arasan), depending on display bandwidth needs. This IP connects to the D-PHYs through the PPI interface.
Display modules consist of display driver logic driving display signals onto a display device or panel. On the display driver side, the MIPI DSI Device Controller provides the DBI Interface for Types 1 to 3 display modules and the DPI Interface for Types 2 to 4 displays.
Initial configuration of this DSI Device Controller IP can be done through programmed IO over the AHB bus, however, other bus interfaces can be provided upon request.
Key features
Compliant with the following MIPI specifications
- Display Serial Interface (DSI) version 1.3.1
- Display Pixel Interface (DPI-2) version 2.00
- Display Bus Interface (DBI) version 2.00
- Display Command Set (DCS) version 1.3
- D-PHY version 1.2
DSI RX (Display panel device) interface supports
- Connectivity to D-PHY through PPI Interface
- 1 to 4 data lane support
- Hi-Speed (HS) receive from 80 Mbps to 2.5Gbps per lane
- Low Power (LP) receive/transmit from/to host at 10 Mbps
- Continuous and stoppable clocks on clock lane
- Bus turnaround with contention and fault recovery
- Switching to and from Low Power (LP) and Ultra-low Power (ULPS) modes
- EOT, ECC, and CRC enable/disable mechanisms
- Multiple packets per transmission with interleaved data stream
- Acknowledge packets and trigger messages
- Programmable error injection in Verification IP and error detection in design IP
Display Panel Connectivity and video/command processing
- DPI or DBI, depending on panel or display unit architecture
- Generic command support
- Generic parallel interface for sending and receiving vendor-specific information to and from the display driver logic in the display module
- Support for all generic read/writes over DBI/Generic interface
- Video mode support
- Supports wide range of display resolution and pixel formats
- Supported display resolutions: QQVGA, QCIF, QVGA, CIF,VGA,WVGA, XGA, 1080p, QXGA, QSXGA
- Burst mode and non-burst transfers over DPI interface
- DBI support
- Supports 8/9/16-bit data transfer in DBI TypeB interface
- Supports all DCS commands
Block Diagram
Benefits
- Fully compliant to MIPI standard
- Small footprint
- Code validated with Spyglass
- Functionality ensured with comprehensive verification
- Product quality proven with silicon
- Premier direct support from Arasan IP core designers
What’s Included?
- Verilog HDL of the IP Core
- Synthesis scripts
- Verification environment
- User guides for design and verification
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about MIPI IP core
MIPI DPHY Solution
Empowering AI-Enabled Systems with MIPI C/D-PHY Combo IP: The Complete Audio-Visual Subsystem and AI
Integrating VESA DSC and MIPI DSI in a System-on-Chip (SoC): Addressing Design Challenges and Leveraging Arasan IP Portfolio
Arasan MIPI CSI-2-RX IP Verification Using Questa VIPs
Vertically Integrated MIPI Solutions
Frequently asked questions about MIPI IP cores
What is DSI Receiver Controller?
DSI Receiver Controller is a MIPI IP core from Arasan Chip Systems Inc. listed on Semi IP Hub.
How should engineers evaluate this MIPI?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.