Vendor: Logicircuit, Inc. Category: Network-On-Chip

DO-254 AXI Interconnect

Connects one or more AXI memory-mapped Master devices to one or more memory-mapped Slave devices.

Contact Provider Request Datasheet

Overview

Connects one or more AXI memory-mapped Master devices to one or more memory-mapped Slave devices. Basically this block connects multiple external peripherals, like a big switch with an arbiter that controls communication between these. Used in nearly every MB or Zynq system.

Key features

  • Key features in EDK:
    • Selectable interconnect architecture
      • Crossbar mode (Performance optimized): Shared-Address, Multiple-Data (SAMD) crossbar architecture with parallel pathways for write and read data channels
      • Shared Access mode (Area optimized): Shared write data, shared read data, and single shared address pathways
    • AXI protocol compliant (AXI3, AXI4, and AXI4-Lite) includes:
      • Burst lengths up to 256 for incremental (INCR) bursts
      • Converts AXI4 bursts > 16 beats when targeting AXI3 slave devices by splitting transactions
      • Generates REGION outputs for use by slave devices with multiple address decode ranges
      • Propagates USER signals on each channel, if any; independent USER signal width per channel (optional)
      • Propagates Quality of Service (QoS) signals, if any; not used by the AXI Interconnect core (optional)
    • Interface data widths:
      • AXI4: 32, 64, 128, 256, 512, or 1024 bits
      • AXI4-Lite: 32 bits
    • 32-bit address width
    • Connects to 1-16 master devices and to 1-16 slave devices
    • Built-in data-width conversion, synchronous/ asynchronous clock-rate conversion and AXI4-Lite/AXI3 protocol conversion
    • Optional register-slice pipelining and datapath FIFO buffering
    • Optional packet-FIFO capability
      • Delays issuing AWVALID until the complete burst is stored in the write data FIFO
      • Delays issuing ARVALID until the read data FIFO has enough vacancy to store the entire burst length
    • Supports multiple outstanding transactions in crossbar mode
    • “Single-Slave per ID” method of cyclic dependency (deadlock) avoidance
    • Fixed priority and round-robin arbitration
    • Supports TrustZone security for each connected slave as a whole
    • Support for Read-only and Write-only masters and slaves, resulting in reduced resource utilization
  • Key features in CORE Generator:
    • AXI protocol compliant (AXI4 only), including:
      • Burst lengths up to 256 for incremental (INCR) bursts
      • Propagates Quality of Service (QoS) signals, if any; not used by the AXI Interconnect core (optional)
    • Interface data widths:32, 64, 128, 256, 512, or 1024 bits
    • Address width: 12 to 64 bits
    • Connects to 1-16 master devices and to one slave device
    • Built-in data-width conversion and synchronous /asynchronous clock-rate conversion
    • Optional register-slice pipelining and datapath FIFO buffering
    • Optional packet-FIFO capability
      • Delays issuing AWVALID until the complete burst is stored in the write data FIFO
      • Delays issuing ARVALID until the read data FIFO has enough vacancy to store the entire burst length
    • Supports multiple outstanding transactions
    • Fixed priority and round-robin arbitration
    • Support for Read-only and Write-only master devices, resulting in reduced resource utilization

Benefits

  • Mature source IP has been re-engineered for full DAL-A compliance for airworthiness and design assurance for safety-critical programs, supporting and simplifying the compliance effort at the FPGA level.

What’s Included?

  • Encrypted source along with a complete certification data package (CDP) including all artifacts required for chip-level compliance.

Specifications

Identity

Part Number
10101
Vendor
Logicircuit, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Logicircuit, Inc.
HQ: USA
Logicircuit, Inc. is the DO-254/DO-178C market leader, providing avionics suppliers with process and efficiency support through skilled team of service professionals and portfolio of IP products. Established in 2000, the company of over 20 “DO-focused” engineers serves the worldwide market while providing all certification-related work onshore at their USA headquarters (6758 Jamestown Drive, Alpharetta, GA 30005).
Contact Logicircuit, Inc.

Learn more about Network-On-Chip IP core

Secure Multi-Path Routing with All-or-Nothing Transform for Network-on-Chip Architectures

Ensuring Network-on-Chip (NoC) security is crucial to design trustworthy NoC-based System-on-Chip (SoC) architectures. While there are various threats that exploit on-chip communication vulnerabilities, eavesdropping attacks via malicious nodes are among the most common and stealthy. Although encryption can secure packets for confidentiality, it may introduce unacceptable overhead for resource-constrained SoCs.

Why verification matters in network-on-chip (NoC) design

In this article, we will dive deeper into a comprehensive methodology for formally verifying an NoC, showcasing the approaches and techniques that ensure our NoC designs are robust, efficient, and ready to meet the challenges of modern computing environments.

SoC design: When a network-on-chip meets cache coherency

Many people have heard the term cache coherency without fully understanding the considerations in the context of system-on-chip (SoC) devices, especially those using a network-on-chip (NoC). To understand the issues at hand, it’s first necessary to understand the role of cache in the memory hierarchy.

Accelerating RISC-V development with network-on-chip IP

In the world of system-on-chip (SoC) devices, architects encounter many options when configuring the processor subsystem. Choices range from single processor cores to clusters to multiple core clusters that are predominantly heterogeneous but occasionally homogeneous.

Network-on-chip (NoC) interconnect topologies explained

Today’s complex system-on-chip (SoC) designs can contain between tens to hundreds of IP blocks. Each IP block may have its own data width and clock frequency and employ one of the standard SoC interface protocols: OCP, APB, AHB, AXI, STBus, and DTL. Connecting all these IPs is a significant challenge.

Frequently asked questions about NoC IP cores

What is DO-254 AXI Interconnect?

DO-254 AXI Interconnect is a Network-On-Chip IP core from Logicircuit, Inc. listed on Semi IP Hub.

How should engineers evaluate this Network-On-Chip?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Network-On-Chip IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP